gem5/tests/long/50.vortex/ref/arm/linux/simple-atomic/stats.txt

77 lines
7.7 KiB
Text
Raw Normal View History

2010-07-27 07:03:44 +02:00
---------- Begin Simulation Statistics ----------
2011-04-20 03:45:23 +02:00
host_inst_rate 3930429 # Simulator instruction rate (inst/s)
host_mem_usage 213832 # Number of bytes of host memory used
host_seconds 25.60 # Real time elapsed on the host
host_tick_rate 2106429498 # Simulator tick rate (ticks/s)
2010-07-27 07:03:44 +02:00
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 100632437 # Number of instructions simulated
sim_seconds 0.053932 # Number of seconds simulated
sim_ticks 53932162000 # Number of ticks simulated
2010-07-27 07:03:44 +02:00
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
2010-07-27 07:03:44 +02:00
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
2010-07-27 07:03:44 +02:00
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
2010-07-27 07:03:44 +02:00
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
2010-07-27 07:03:44 +02:00
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
2010-07-27 07:03:44 +02:00
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
2010-07-27 07:03:44 +02:00
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 107864325 # number of cpu cycles simulated
2011-02-08 04:23:13 +01:00
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.num_busy_cycles 107864325 # Number of busy cycles
system.cpu.num_conditional_control_insts 8920660 # number of instructions that are conditional controls
2011-02-08 04:23:13 +01:00
system.cpu.num_fp_alu_accesses 56 # Number of float alu accesses
system.cpu.num_fp_insts 56 # number of float instructions
system.cpu.num_fp_register_reads 36 # number of times the floating registers were read
system.cpu.num_fp_register_writes 20 # number of times the floating registers were written
system.cpu.num_func_calls 3287514 # number of times a function call or return occured
2011-02-08 04:23:13 +01:00
system.cpu.num_idle_cycles 0 # Number of idle cycles
system.cpu.num_insts 100632437 # Number of instructions executed
system.cpu.num_int_alu_accesses 91472788 # Number of integer alu accesses
system.cpu.num_int_insts 91472788 # number of integer instructions
system.cpu.num_int_register_reads 261951567 # number of times the integer registers were read
system.cpu.num_int_register_writes 73126599 # number of times the integer registers were written
system.cpu.num_load_insts 27307109 # Number of load instructions
system.cpu.num_mem_refs 47862848 # number of memory refs
2011-02-08 04:23:13 +01:00
system.cpu.num_store_insts 20555739 # Number of store instructions
2011-04-20 03:45:23 +02:00
system.cpu.workload.num_syscalls 1946 # Number of system calls
2010-07-27 07:03:44 +02:00
---------- End Simulation Statistics ----------