2010-07-27 07:03:44 +02:00
|
|
|
|
|
|
|
|
---------- Begin Simulation Statistics ----------
|
2010-09-22 08:07:35 +02:00
|
|
|
sim_seconds 0.148086 # Number of seconds simulated
|
2011-03-18 01:20:22 +01:00
|
|
|
sim_ticks 148086239000 # Number of ticks simulated
|
2012-01-25 18:19:50 +01:00
|
|
|
final_tick 148086239000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
|
|
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
|
|
|
host_inst_rate 1300672 # Simulator instruction rate (inst/s)
|
|
|
|
|
host_tick_rate 2111359212 # Simulator tick rate (ticks/s)
|
|
|
|
|
host_mem_usage 351948 # Number of bytes of host memory used
|
|
|
|
|
host_seconds 70.14 # Real time elapsed on the host
|
|
|
|
|
sim_insts 91226321 # Number of instructions simulated
|
|
|
|
|
system.physmem.bytes_read 986112 # Number of bytes read from this memory
|
|
|
|
|
system.physmem.bytes_inst_read 36992 # Number of instructions bytes read from this memory
|
|
|
|
|
system.physmem.bytes_written 2048 # Number of bytes written to this memory
|
|
|
|
|
system.physmem.num_reads 15408 # Number of read requests responded to by this memory
|
|
|
|
|
system.physmem.num_writes 32 # Number of write requests responded to by this memory
|
|
|
|
|
system.physmem.num_other 0 # Number of other requests responded to by this memory
|
|
|
|
|
system.physmem.bw_read 6659039 # Total read bandwidth from this memory (bytes/s)
|
|
|
|
|
system.physmem.bw_inst_read 249800 # Instruction read bandwidth from this memory (bytes/s)
|
|
|
|
|
system.physmem.bw_write 13830 # Write bandwidth from this memory (bytes/s)
|
|
|
|
|
system.physmem.bw_total 6672869 # Total bandwidth to/from this memory (bytes/s)
|
2010-11-08 20:58:25 +01:00
|
|
|
system.cpu.dtb.inst_hits 0 # ITB inst hits
|
|
|
|
|
system.cpu.dtb.inst_misses 0 # ITB inst misses
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dtb.read_hits 0 # DTB read hits
|
|
|
|
|
system.cpu.dtb.read_misses 0 # DTB read misses
|
|
|
|
|
system.cpu.dtb.write_hits 0 # DTB write hits
|
|
|
|
|
system.cpu.dtb.write_misses 0 # DTB write misses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
|
|
|
|
|
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
|
|
|
|
|
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
|
|
|
|
|
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
|
|
|
|
|
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
|
|
|
|
|
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
|
|
|
|
|
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
|
|
|
|
|
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
|
|
|
|
|
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
|
|
|
|
|
system.cpu.dtb.read_accesses 0 # DTB read accesses
|
|
|
|
|
system.cpu.dtb.write_accesses 0 # DTB write accesses
|
|
|
|
|
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
|
|
|
|
|
system.cpu.dtb.hits 0 # DTB hits
|
|
|
|
|
system.cpu.dtb.misses 0 # DTB misses
|
|
|
|
|
system.cpu.dtb.accesses 0 # DTB accesses
|
|
|
|
|
system.cpu.itb.inst_hits 0 # ITB inst hits
|
|
|
|
|
system.cpu.itb.inst_misses 0 # ITB inst misses
|
|
|
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
|
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
|
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
|
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
|
|
|
|
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
|
|
|
|
|
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
|
|
|
|
|
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
|
|
|
|
|
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
|
|
|
|
|
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
|
|
|
|
|
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
|
|
|
|
|
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
|
|
|
|
|
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
|
|
|
|
|
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
|
|
|
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
|
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
|
|
|
system.cpu.itb.inst_accesses 0 # ITB inst accesses
|
|
|
|
|
system.cpu.itb.hits 0 # DTB hits
|
|
|
|
|
system.cpu.itb.misses 0 # DTB misses
|
|
|
|
|
system.cpu.itb.accesses 0 # DTB accesses
|
|
|
|
|
system.cpu.workload.num_syscalls 442 # Number of system calls
|
|
|
|
|
system.cpu.numCycles 296172478 # number of cpu cycles simulated
|
|
|
|
|
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
|
|
|
|
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
|
|
|
|
system.cpu.num_insts 91226321 # Number of instructions executed
|
|
|
|
|
system.cpu.num_int_alu_accesses 72525682 # Number of integer alu accesses
|
|
|
|
|
system.cpu.num_fp_alu_accesses 48 # Number of float alu accesses
|
|
|
|
|
system.cpu.num_func_calls 96832 # number of times a function call or return occured
|
|
|
|
|
system.cpu.num_conditional_control_insts 15127614 # number of instructions that are conditional controls
|
|
|
|
|
system.cpu.num_int_insts 72525682 # number of integer instructions
|
|
|
|
|
system.cpu.num_fp_insts 48 # number of float instructions
|
|
|
|
|
system.cpu.num_int_register_reads 464563396 # number of times the integer registers were read
|
|
|
|
|
system.cpu.num_int_register_writes 106840370 # number of times the integer registers were written
|
|
|
|
|
system.cpu.num_fp_register_reads 54 # number of times the floating registers were read
|
|
|
|
|
system.cpu.num_fp_register_writes 30 # number of times the floating registers were written
|
|
|
|
|
system.cpu.num_mem_refs 27318811 # number of memory refs
|
|
|
|
|
system.cpu.num_load_insts 22573967 # Number of load instructions
|
|
|
|
|
system.cpu.num_store_insts 4744844 # Number of store instructions
|
|
|
|
|
system.cpu.num_idle_cycles 0 # Number of idle cycles
|
|
|
|
|
system.cpu.num_busy_cycles 296172478 # Number of busy cycles
|
|
|
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
|
|
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
|
|
|
|
system.cpu.icache.replacements 2 # number of replacements
|
|
|
|
|
system.cpu.icache.tagsinuse 510.335448 # Cycle average of tags in use
|
|
|
|
|
system.cpu.icache.total_refs 107830181 # Total number of references to valid blocks.
|
|
|
|
|
system.cpu.icache.sampled_refs 599 # Sample count of references to valid blocks.
|
|
|
|
|
system.cpu.icache.avg_refs 180016.996661 # Average number of references to valid blocks.
|
|
|
|
|
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.icache.occ_blocks::0 510.335448 # Average occupied blocks per context
|
|
|
|
|
system.cpu.icache.occ_percent::0 0.249187 # Average percentage of cache occupancy
|
2011-03-18 01:20:22 +01:00
|
|
|
system.cpu.icache.ReadReq_hits 107830181 # number of ReadReq hits
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.demand_hits 107830181 # number of demand (read+write) hits
|
|
|
|
|
system.cpu.icache.overall_hits 107830181 # number of overall hits
|
|
|
|
|
system.cpu.icache.ReadReq_misses 599 # number of ReadReq misses
|
|
|
|
|
system.cpu.icache.demand_misses 599 # number of demand (read+write) misses
|
|
|
|
|
system.cpu.icache.overall_misses 599 # number of overall misses
|
2010-09-22 08:07:35 +02:00
|
|
|
system.cpu.icache.ReadReq_miss_latency 32662000 # number of ReadReq miss cycles
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.demand_miss_latency 32662000 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.icache.overall_miss_latency 32662000 # number of overall miss cycles
|
|
|
|
|
system.cpu.icache.ReadReq_accesses 107830780 # number of ReadReq accesses(hits+misses)
|
|
|
|
|
system.cpu.icache.demand_accesses 107830780 # number of demand (read+write) accesses
|
|
|
|
|
system.cpu.icache.overall_accesses 107830780 # number of overall (read+write) accesses
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.icache.ReadReq_miss_rate 0.000006 # miss rate for ReadReq accesses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.demand_miss_rate 0.000006 # miss rate for demand accesses
|
|
|
|
|
system.cpu.icache.overall_miss_rate 0.000006 # miss rate for overall accesses
|
|
|
|
|
system.cpu.icache.ReadReq_avg_miss_latency 54527.545910 # average ReadReq miss latency
|
|
|
|
|
system.cpu.icache.demand_avg_miss_latency 54527.545910 # average overall miss latency
|
|
|
|
|
system.cpu.icache.overall_avg_miss_latency 54527.545910 # average overall miss latency
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.icache.fast_writes 0 # number of fast writes performed
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.icache.cache_copies 0 # number of cache copies performed
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.writebacks 0 # number of writebacks
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_misses 599 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.icache.demand_mshr_misses 599 # number of demand (read+write) MSHR misses
|
|
|
|
|
system.cpu.icache.overall_mshr_misses 599 # number of overall MSHR misses
|
|
|
|
|
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_miss_latency 30865000 # number of ReadReq MSHR miss cycles
|
2010-09-22 08:07:35 +02:00
|
|
|
system.cpu.icache.demand_mshr_miss_latency 30865000 # number of demand (read+write) MSHR miss cycles
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.overall_mshr_miss_latency 30865000 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_miss_rate 0.000006 # mshr miss rate for ReadReq accesses
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.icache.demand_mshr_miss_rate 0.000006 # mshr miss rate for demand accesses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.overall_mshr_miss_rate 0.000006 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency 51527.545910 # average ReadReq mshr miss latency
|
|
|
|
|
system.cpu.icache.demand_avg_mshr_miss_latency 51527.545910 # average overall mshr miss latency
|
2010-09-22 08:07:35 +02:00
|
|
|
system.cpu.icache.overall_avg_mshr_miss_latency 51527.545910 # average overall mshr miss latency
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
|
|
|
system.cpu.dcache.replacements 942702 # number of replacements
|
|
|
|
|
system.cpu.dcache.tagsinuse 3568.549501 # Cycle average of tags in use
|
|
|
|
|
system.cpu.dcache.total_refs 26345365 # Total number of references to valid blocks.
|
|
|
|
|
system.cpu.dcache.sampled_refs 946798 # Sample count of references to valid blocks.
|
|
|
|
|
system.cpu.dcache.avg_refs 27.825751 # Average number of references to valid blocks.
|
|
|
|
|
system.cpu.dcache.warmup_cycle 54479156000 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.dcache.occ_blocks::0 3568.549501 # Average occupied blocks per context
|
|
|
|
|
system.cpu.dcache.occ_percent::0 0.871228 # Average percentage of cache occupancy
|
|
|
|
|
system.cpu.dcache.ReadReq_hits 21649219 # number of ReadReq hits
|
|
|
|
|
system.cpu.dcache.WriteReq_hits 4688372 # number of WriteReq hits
|
|
|
|
|
system.cpu.dcache.LoadLockedReq_hits 3887 # number of LoadLockedReq hits
|
|
|
|
|
system.cpu.dcache.StoreCondReq_hits 3887 # number of StoreCondReq hits
|
|
|
|
|
system.cpu.dcache.demand_hits 26337591 # number of demand (read+write) hits
|
|
|
|
|
system.cpu.dcache.overall_hits 26337591 # number of overall hits
|
|
|
|
|
system.cpu.dcache.ReadReq_misses 900189 # number of ReadReq misses
|
|
|
|
|
system.cpu.dcache.WriteReq_misses 46609 # number of WriteReq misses
|
|
|
|
|
system.cpu.dcache.demand_misses 946798 # number of demand (read+write) misses
|
|
|
|
|
system.cpu.dcache.overall_misses 946798 # number of overall misses
|
|
|
|
|
system.cpu.dcache.ReadReq_miss_latency 12614490000 # number of ReadReq miss cycles
|
|
|
|
|
system.cpu.dcache.WriteReq_miss_latency 1263542000 # number of WriteReq miss cycles
|
|
|
|
|
system.cpu.dcache.demand_miss_latency 13878032000 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.dcache.overall_miss_latency 13878032000 # number of overall miss cycles
|
|
|
|
|
system.cpu.dcache.ReadReq_accesses 22549408 # number of ReadReq accesses(hits+misses)
|
|
|
|
|
system.cpu.dcache.WriteReq_accesses 4734981 # number of WriteReq accesses(hits+misses)
|
|
|
|
|
system.cpu.dcache.LoadLockedReq_accesses 3887 # number of LoadLockedReq accesses(hits+misses)
|
|
|
|
|
system.cpu.dcache.StoreCondReq_accesses 3887 # number of StoreCondReq accesses(hits+misses)
|
|
|
|
|
system.cpu.dcache.demand_accesses 27284389 # number of demand (read+write) accesses
|
|
|
|
|
system.cpu.dcache.overall_accesses 27284389 # number of overall (read+write) accesses
|
|
|
|
|
system.cpu.dcache.ReadReq_miss_rate 0.039921 # miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.dcache.WriteReq_miss_rate 0.009844 # miss rate for WriteReq accesses
|
|
|
|
|
system.cpu.dcache.demand_miss_rate 0.034701 # miss rate for demand accesses
|
|
|
|
|
system.cpu.dcache.overall_miss_rate 0.034701 # miss rate for overall accesses
|
|
|
|
|
system.cpu.dcache.ReadReq_avg_miss_latency 14013.157237 # average ReadReq miss latency
|
|
|
|
|
system.cpu.dcache.WriteReq_avg_miss_latency 27109.399472 # average WriteReq miss latency
|
|
|
|
|
system.cpu.dcache.demand_avg_miss_latency 14657.859438 # average overall miss latency
|
|
|
|
|
system.cpu.dcache.overall_avg_miss_latency 14657.859438 # average overall miss latency
|
|
|
|
|
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.dcache.fast_writes 0 # number of fast writes performed
|
|
|
|
|
system.cpu.dcache.cache_copies 0 # number of cache copies performed
|
|
|
|
|
system.cpu.dcache.writebacks 942309 # number of writebacks
|
|
|
|
|
system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
|
|
|
|
system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits
|
|
|
|
|
system.cpu.dcache.ReadReq_mshr_misses 900189 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.dcache.WriteReq_mshr_misses 46609 # number of WriteReq MSHR misses
|
|
|
|
|
system.cpu.dcache.demand_mshr_misses 946798 # number of demand (read+write) MSHR misses
|
|
|
|
|
system.cpu.dcache.overall_mshr_misses 946798 # number of overall MSHR misses
|
|
|
|
|
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
|
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency 9913923000 # number of ReadReq MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency 1123715000 # number of WriteReq MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.demand_mshr_miss_latency 11037638000 # number of demand (read+write) MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.overall_mshr_miss_latency 11037638000 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate 0.039921 # mshr miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate 0.009844 # mshr miss rate for WriteReq accesses
|
|
|
|
|
system.cpu.dcache.demand_mshr_miss_rate 0.034701 # mshr miss rate for demand accesses
|
|
|
|
|
system.cpu.dcache.overall_mshr_miss_rate 0.034701 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11013.157237 # average ReadReq mshr miss latency
|
|
|
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 24109.399472 # average WriteReq mshr miss latency
|
|
|
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency 11657.859438 # average overall mshr miss latency
|
|
|
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency 11657.859438 # average overall mshr miss latency
|
|
|
|
|
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
|
|
|
|
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
|
|
|
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
|
|
|
|
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
|
|
|
system.cpu.l2cache.replacements 634 # number of replacements
|
|
|
|
|
system.cpu.l2cache.tagsinuse 9235.307693 # Cycle average of tags in use
|
|
|
|
|
system.cpu.l2cache.total_refs 1594542 # Total number of references to valid blocks.
|
|
|
|
|
system.cpu.l2cache.sampled_refs 15392 # Sample count of references to valid blocks.
|
|
|
|
|
system.cpu.l2cache.avg_refs 103.595504 # Average number of references to valid blocks.
|
|
|
|
|
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.l2cache.occ_blocks::0 325.097811 # Average occupied blocks per context
|
|
|
|
|
system.cpu.l2cache.occ_blocks::1 8910.209882 # Average occupied blocks per context
|
|
|
|
|
system.cpu.l2cache.occ_percent::0 0.009921 # Average percentage of cache occupancy
|
|
|
|
|
system.cpu.l2cache.occ_percent::1 0.271918 # Average percentage of cache occupancy
|
|
|
|
|
system.cpu.l2cache.ReadReq_hits 899928 # number of ReadReq hits
|
|
|
|
|
system.cpu.l2cache.Writeback_hits 942309 # number of Writeback hits
|
2010-09-22 08:07:35 +02:00
|
|
|
system.cpu.l2cache.ReadExReq_hits 32061 # number of ReadExReq hits
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.demand_hits 931989 # number of demand (read+write) hits
|
|
|
|
|
system.cpu.l2cache.overall_hits 931989 # number of overall hits
|
|
|
|
|
system.cpu.l2cache.ReadReq_misses 860 # number of ReadReq misses
|
2010-09-22 08:07:35 +02:00
|
|
|
system.cpu.l2cache.ReadExReq_misses 14548 # number of ReadExReq misses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.demand_misses 15408 # number of demand (read+write) misses
|
|
|
|
|
system.cpu.l2cache.overall_misses 15408 # number of overall misses
|
2010-09-22 08:07:35 +02:00
|
|
|
system.cpu.l2cache.ReadReq_miss_latency 44720000 # number of ReadReq miss cycles
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.ReadExReq_miss_latency 756496000 # number of ReadExReq miss cycles
|
|
|
|
|
system.cpu.l2cache.demand_miss_latency 801216000 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.l2cache.overall_miss_latency 801216000 # number of overall miss cycles
|
|
|
|
|
system.cpu.l2cache.ReadReq_accesses 900788 # number of ReadReq accesses(hits+misses)
|
2011-03-18 01:20:22 +01:00
|
|
|
system.cpu.l2cache.Writeback_accesses 942309 # number of Writeback accesses(hits+misses)
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.ReadExReq_accesses 46609 # number of ReadExReq accesses(hits+misses)
|
|
|
|
|
system.cpu.l2cache.demand_accesses 947397 # number of demand (read+write) accesses
|
|
|
|
|
system.cpu.l2cache.overall_accesses 947397 # number of overall (read+write) accesses
|
|
|
|
|
system.cpu.l2cache.ReadReq_miss_rate 0.000955 # miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.l2cache.ReadExReq_miss_rate 0.312129 # miss rate for ReadExReq accesses
|
|
|
|
|
system.cpu.l2cache.demand_miss_rate 0.016264 # miss rate for demand accesses
|
|
|
|
|
system.cpu.l2cache.overall_miss_rate 0.016264 # miss rate for overall accesses
|
|
|
|
|
system.cpu.l2cache.ReadReq_avg_miss_latency 52000 # average ReadReq miss latency
|
|
|
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency 52000 # average ReadExReq miss latency
|
|
|
|
|
system.cpu.l2cache.demand_avg_miss_latency 52000 # average overall miss latency
|
|
|
|
|
system.cpu.l2cache.overall_avg_miss_latency 52000 # average overall miss latency
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.writebacks 32 # number of writebacks
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_misses 860 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.l2cache.ReadExReq_mshr_misses 14548 # number of ReadExReq MSHR misses
|
|
|
|
|
system.cpu.l2cache.demand_mshr_misses 15408 # number of demand (read+write) MSHR misses
|
|
|
|
|
system.cpu.l2cache.overall_mshr_misses 15408 # number of overall MSHR misses
|
|
|
|
|
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_miss_latency 34400000 # number of ReadReq MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency 581920000 # number of ReadExReq MSHR miss cycles
|
2010-09-22 08:07:35 +02:00
|
|
|
system.cpu.l2cache.demand_mshr_miss_latency 616320000 # number of demand (read+write) MSHR miss cycles
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.overall_mshr_miss_latency 616320000 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.000955 # mshr miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.312129 # mshr miss rate for ReadExReq accesses
|
2011-03-18 01:20:22 +01:00
|
|
|
system.cpu.l2cache.demand_mshr_miss_rate 0.016264 # mshr miss rate for demand accesses
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.overall_mshr_miss_rate 0.016264 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40000 # average ReadReq mshr miss latency
|
|
|
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40000 # average ReadExReq mshr miss latency
|
|
|
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency 40000 # average overall mshr miss latency
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency
|
|
|
|
|
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
2012-01-25 18:19:50 +01:00
|
|
|
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
2010-07-27 07:03:44 +02:00
|
|
|
|
|
|
|
|
---------- End Simulation Statistics ----------
|
