2016-05-31 17:55:47 +02:00
---------- Begin Simulation Statistics ----------
2016-10-14 00:21:40 +02:00
sim_seconds 0.066079 # Number of seconds simulated
sim_ticks 66079350000 # Number of ticks simulated
final_tick 66079350000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
2016-05-31 17:55:47 +02:00
sim_freq 1000000000000 # Frequency of simulated ticks
2016-10-14 00:21:40 +02:00
host_inst_rate 104457 # Simulator instruction rate (inst/s)
host_op_rate 183932 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 43689609 # Simulator tick rate (ticks/s)
host_mem_usage 414668 # Number of bytes of host memory used
host_seconds 1512.47 # Real time elapsed on the host
2016-05-31 17:55:47 +02:00
sim_insts 157988547 # Number of instructions simulated
sim_ops 278192464 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
2016-10-14 00:21:40 +02:00
system.physmem.pwrStateResidencyTicks::UNDEFINED 66079350000 # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst 69696 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 1892800 # Number of bytes read from this memory
system.physmem.bytes_read::total 1962496 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 69696 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 69696 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 19520 # Number of bytes written to this memory
system.physmem.bytes_written::total 19520 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 1089 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 29575 # Number of read requests responded to by this memory
system.physmem.num_reads::total 30664 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 305 # Number of write requests responded to by this memory
system.physmem.num_writes::total 305 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 1054732 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 28644350 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 29699081 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 1054732 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 1054732 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 295402 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 295402 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 295402 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 1054732 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 28644350 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 29994484 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 30664 # Number of read requests accepted
system.physmem.writeReqs 305 # Number of write requests accepted
system.physmem.readBursts 30664 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 305 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 1952768 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 9728 # Total number of bytes read from write queue
system.physmem.bytesWritten 18368 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 1962496 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 19520 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 152 # Number of DRAM read bursts serviced by the write queue
2016-05-31 17:55:47 +02:00
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
2016-10-14 00:21:40 +02:00
system.physmem.perBankRdBursts::0 1940 # Per bank write bursts
system.physmem.perBankRdBursts::1 2080 # Per bank write bursts
2016-08-12 15:12:59 +02:00
system.physmem.perBankRdBursts::2 2040 # Per bank write bursts
2016-10-14 00:21:40 +02:00
system.physmem.perBankRdBursts::3 1947 # Per bank write bursts
system.physmem.perBankRdBursts::4 2062 # Per bank write bursts
system.physmem.perBankRdBursts::5 1911 # Per bank write bursts
system.physmem.perBankRdBursts::6 1975 # Per bank write bursts
2016-08-12 15:12:59 +02:00
system.physmem.perBankRdBursts::7 1870 # Per bank write bursts
system.physmem.perBankRdBursts::8 1951 # Per bank write bursts
2016-10-14 00:21:40 +02:00
system.physmem.perBankRdBursts::9 1941 # Per bank write bursts
2016-08-12 15:12:59 +02:00
system.physmem.perBankRdBursts::10 1805 # Per bank write bursts
2016-05-31 17:55:47 +02:00
system.physmem.perBankRdBursts::11 1794 # Per bank write bursts
system.physmem.perBankRdBursts::12 1792 # Per bank write bursts
system.physmem.perBankRdBursts::13 1799 # Per bank write bursts
2016-10-14 00:21:40 +02:00
system.physmem.perBankRdBursts::14 1826 # Per bank write bursts
2016-05-31 17:55:47 +02:00
system.physmem.perBankRdBursts::15 1779 # Per bank write bursts
2016-10-14 00:21:40 +02:00
system.physmem.perBankWrBursts::0 26 # Per bank write bursts
system.physmem.perBankWrBursts::1 125 # Per bank write bursts
system.physmem.perBankWrBursts::2 27 # Per bank write bursts
system.physmem.perBankWrBursts::3 24 # Per bank write bursts
system.physmem.perBankWrBursts::4 54 # Per bank write bursts
system.physmem.perBankWrBursts::5 3 # Per bank write bursts
system.physmem.perBankWrBursts::6 18 # Per bank write bursts
2016-08-12 15:12:59 +02:00
system.physmem.perBankWrBursts::7 1 # Per bank write bursts
2016-05-31 17:55:47 +02:00
system.physmem.perBankWrBursts::8 0 # Per bank write bursts
2016-10-14 00:21:40 +02:00
system.physmem.perBankWrBursts::9 6 # Per bank write bursts
2016-05-31 17:55:47 +02:00
system.physmem.perBankWrBursts::10 3 # Per bank write bursts
system.physmem.perBankWrBursts::11 0 # Per bank write bursts
system.physmem.perBankWrBursts::12 0 # Per bank write bursts
system.physmem.perBankWrBursts::13 0 # Per bank write bursts
system.physmem.perBankWrBursts::14 0 # Per bank write bursts
system.physmem.perBankWrBursts::15 0 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
2016-10-14 00:21:40 +02:00
system.physmem.totGap 66079146500 # Total gap between requests
2016-05-31 17:55:47 +02:00
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
2016-10-14 00:21:40 +02:00
system.physmem.readPktSize::6 30664 # Read request sizes (log2)
2016-05-31 17:55:47 +02:00
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
2016-10-14 00:21:40 +02:00
system.physmem.writePktSize::6 305 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 29931 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 435 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 98 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 31 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 12 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 4 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see
2016-05-31 17:55:47 +02:00
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 14 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 14 # What write queue length does an incoming req see
2016-10-14 00:21:40 +02:00
system.physmem.wrQLenPdf::17 17 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 2 # What write queue length does an incoming req see
2016-05-31 17:55:47 +02:00
system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
2016-10-14 00:21:40 +02:00
system.physmem.bytesPerActivate::samples 2875 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 685.122783 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 477.283945 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 398.354531 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 431 14.99% 14.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 281 9.77% 24.77% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 140 4.87% 29.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 134 4.66% 34.30% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 130 4.52% 38.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 125 4.35% 43.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 77 2.68% 45.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 84 2.92% 48.77% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 1473 51.23% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 2875 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 16 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 1904.687500 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::gmean 23.337942 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 7552.888425 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023 15 93.75% 93.75% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::29696-30719 1 6.25% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 16 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 16 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 17.937500 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.900644 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 1.181454 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 3 18.75% 18.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 10 62.50% 81.25% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 1 6.25% 87.50% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 2 12.50% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 16 # Writes before turning the bus around for reads
system.physmem.totQLat 407578000 # Total ticks spent queuing
system.physmem.totMemAccLat 979678000 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 152560000 # Total ticks spent in databus transfers
system.physmem.avgQLat 13357.96 # Average queueing delay per DRAM burst
2016-05-31 17:55:47 +02:00
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
2016-10-14 00:21:40 +02:00
system.physmem.avgMemAccLat 32107.96 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 29.55 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 0.28 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 29.70 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 0.30 # Average system write bandwidth in MiByte/s
2016-05-31 17:55:47 +02:00
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.23 # Data bus utilization in percentage
system.physmem.busUtilRead 0.23 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
2016-08-12 15:12:59 +02:00
system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
2016-10-14 00:21:40 +02:00
system.physmem.avgWrQLen 15.50 # Average write queue length when enqueuing
system.physmem.readRowHits 27718 # Number of row buffer hits during reads
system.physmem.writeRowHits 199 # Number of row buffer hits during writes
system.physmem.readRowHitRate 90.84 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 65.25 # Row buffer hit rate for writes
system.physmem.avgGap 2133719.09 # Average gap between requests
system.physmem.pageHitRate 90.59 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 11095560 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 5886045 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 112990500 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 1451160 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 311007840.000000 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 261882510 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 17017920 # Energy for precharge background per rank (pJ)
system.physmem_0.actPowerDownEnergy 979925760 # Energy for active power-down per rank (pJ)
system.physmem_0.prePowerDownEnergy 266852640 # Energy for precharge power-down per rank (pJ)
system.physmem_0.selfRefreshEnergy 15064489440 # Energy for self refresh per rank (pJ)
system.physmem_0.totalEnergy 17032599375 # Total energy per rank (pJ)
system.physmem_0.averagePower 257.759790 # Core power per rank (mW)
system.physmem_0.totalIdleTime 65460562250 # Total Idle time Per DRAM Rank
system.physmem_0.memoryStateTime::IDLE 23034750 # Time in different power states
system.physmem_0.memoryStateTime::REF 131986000 # Time in different power states
system.physmem_0.memoryStateTime::SREF 62616842500 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 694916500 # Time in different power states
system.physmem_0.memoryStateTime::ACT 463599750 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 2148970500 # Time in different power states
system.physmem_1.actEnergy 9481920 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 5024580 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 104865180 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 46980 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 381691440.000000 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 255809160 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 19980960 # Energy for precharge background per rank (pJ)
system.physmem_1.actPowerDownEnergy 1151008410 # Energy for active power-down per rank (pJ)
system.physmem_1.prePowerDownEnergy 399268320 # Energy for precharge power-down per rank (pJ)
system.physmem_1.selfRefreshEnergy 14907041175 # Energy for self refresh per rank (pJ)
system.physmem_1.totalEnergy 17234823375 # Total energy per rank (pJ)
system.physmem_1.averagePower 260.820111 # Core power per rank (mW)
system.physmem_1.totalIdleTime 65463256000 # Total Idle time Per DRAM Rank
system.physmem_1.memoryStateTime::IDLE 30077000 # Time in different power states
system.physmem_1.memoryStateTime::REF 162078000 # Time in different power states
system.physmem_1.memoryStateTime::SREF 61901089500 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 1039749000 # Time in different power states
system.physmem_1.memoryStateTime::ACT 422083750 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 2524272750 # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 66079350000 # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups 40670761 # Number of BP lookups
system.cpu.branchPred.condPredicted 40670761 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 1447235 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 26704882 # Number of BTB lookups
2016-05-31 17:55:47 +02:00
system.cpu.branchPred.BTBHits 0 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 0.000000 # BTB Hit Percentage
2016-10-14 00:21:40 +02:00
system.cpu.branchPred.usedRAS 6058055 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 92918 # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups 26704882 # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits 21174798 # Number of indirect target hits.
system.cpu.branchPred.indirectMisses 5530084 # Number of indirect misses.
system.cpu.branchPredindirectMispredicted 547932 # Number of mispredicted indirect branches.
2016-05-31 17:55:47 +02:00
system.cpu_clk_domain.clock 500 # Clock period in ticks
2016-10-14 00:21:40 +02:00
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 66079350000 # Cumulative time (in ticks) in various power states
2016-05-31 17:55:47 +02:00
system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks
2016-10-14 00:21:40 +02:00
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 66079350000 # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 66079350000 # Cumulative time (in ticks) in various power states
2016-05-31 17:55:47 +02:00
system.cpu.workload.num_syscalls 444 # Number of system calls
2016-10-14 00:21:40 +02:00
system.cpu.pwrStateResidencyTicks::ON 66079350000 # Cumulative time (in ticks) in various power states
system.cpu.numCycles 132158701 # number of cpu cycles simulated
2016-05-31 17:55:47 +02:00
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
2016-10-14 00:21:40 +02:00
system.cpu.fetch.icacheStallCycles 30720551 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 221310466 # Number of instructions fetch has processed
system.cpu.fetch.Branches 40670761 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 27232853 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 99729501 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 3011659 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 476 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles 6367 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 115460 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 59 # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles 223 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 29905952 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 367398 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes 15 # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples 132078466 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.949325 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.409240 # Number of instructions fetched each cycle (Total)
2016-05-31 17:55:47 +02:00
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
2016-10-14 00:21:40 +02:00
system.cpu.fetch.rateDist::0 66113924 50.06% 50.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 4057337 3.07% 53.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 3620378 2.74% 55.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 6125698 4.64% 60.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 7769884 5.88% 66.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 5562288 4.21% 70.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 3378570 2.56% 73.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 2898316 2.19% 75.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 32552071 24.65% 100.00% # Number of instructions fetched each cycle (Total)
2016-05-31 17:55:47 +02:00
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
2016-10-14 00:21:40 +02:00
system.cpu.fetch.rateDist::total 132078466 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.307742 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.674581 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 15424627 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 64723504 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 40539404 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 9885102 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 1505829 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 364367574 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 1505829 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 20975204 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 11377644 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 18396 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 44575622 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 53625771 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 354569179 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 16511 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 791289 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 46695905 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 5223216 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 357047318 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 939748965 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 578695140 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 22535 # Number of floating rename lookups
2016-05-31 17:55:47 +02:00
system.cpu.rename.CommittedMaps 279212747 # Number of HB maps that are committed
2016-10-14 00:21:40 +02:00
system.cpu.rename.UndoneMaps 77834571 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 494 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 495 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 64563941 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 112883257 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 38651230 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 51754424 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 9024100 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 345545955 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 4258 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 318634973 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 172634 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 67357749 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 104786759 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 3813 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 132078466 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.412467 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.166876 # Number of insts issued each cycle
2016-05-31 17:55:47 +02:00
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
2016-10-14 00:21:40 +02:00
system.cpu.iq.issued_per_cycle::0 36007190 27.26% 27.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 20156467 15.26% 42.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 17165000 13.00% 55.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 17631185 13.35% 68.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 15357300 11.63% 80.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 12905365 9.77% 90.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 6726655 5.09% 95.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 4095436 3.10% 98.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 2033868 1.54% 100.00% # Number of insts issued each cycle
2016-05-31 17:55:47 +02:00
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
2016-10-14 00:21:40 +02:00
system.cpu.iq.issued_per_cycle::total 132078466 # Number of insts issued each cycle
2016-05-31 17:55:47 +02:00
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
2016-10-14 00:21:40 +02:00
system.cpu.iq.fu_full::IntAlu 366214 8.93% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 8.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 3544036 86.42% 95.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 190508 4.65% 100.00% # attempts to use FU when none available
2016-05-31 17:55:47 +02:00
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 33340 0.01% 0.01% # Type of FU issued
2016-10-14 00:21:40 +02:00
system.cpu.iq.FU_type_0::IntAlu 182328648 57.22% 57.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 11540 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 353 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 275 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 57.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 101489755 31.85% 89.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 34771062 10.91% 100.00% # Type of FU issued
2016-05-31 17:55:47 +02:00
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
2016-10-14 00:21:40 +02:00
system.cpu.iq.FU_type_0::total 318634973 # Type of FU issued
system.cpu.iq.rate 2.411003 # Inst issue rate
system.cpu.iq.fu_busy_cnt 4100758 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.012870 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 773602517 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 412934380 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 314305089 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 19287 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 34996 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 4478 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 322693854 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 8537 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 57471685 # Number of loads that had data forwarded from stores
2016-05-31 17:55:47 +02:00
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
2016-10-14 00:21:40 +02:00
system.cpu.iew.lsq.thread0.squashedLoads 22103872 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 67270 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 64283 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 7211478 # Number of stores squashed
2016-05-31 17:55:47 +02:00
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
2016-10-14 00:21:40 +02:00
system.cpu.iew.lsq.thread0.rescheduledLoads 3969 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 140998 # Number of times an access to memory failed due to the cache being blocked
2016-05-31 17:55:47 +02:00
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
2016-10-14 00:21:40 +02:00
system.cpu.iew.iewSquashCycles 1505829 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 8247421 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 3042364 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 345550213 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 133191 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 112883257 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 38651230 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 1745 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 2963 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 3048582 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 64283 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 545574 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 1082259 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1627833 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 316133024 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 100718075 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 2501949 # Number of squashed instructions skipped in execute
2016-05-31 17:55:47 +02:00
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
2016-10-14 00:21:40 +02:00
system.cpu.iew.exec_refs 135067596 # number of memory reference insts executed
system.cpu.iew.exec_branches 32155475 # Number of branches executed
system.cpu.iew.exec_stores 34349521 # Number of stores executed
system.cpu.iew.exec_rate 2.392071 # Inst execution rate
system.cpu.iew.wb_sent 314966910 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 314309567 # cumulative count of insts written-back
system.cpu.iew.wb_producers 238188610 # num instructions producing a value
system.cpu.iew.wb_consumers 344086280 # num instructions consuming a value
system.cpu.iew.wb_rate 2.378274 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.692235 # average fanout of values written-back
system.cpu.commit.commitSquashedInsts 67483313 # The number of squashed insts skipped by commit
2016-05-31 17:55:47 +02:00
system.cpu.commit.commitNonSpecStalls 445 # The number of times commit has been forced to stall to communicate backwards
2016-10-14 00:21:40 +02:00
system.cpu.commit.branchMispredicts 1453904 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 122408865 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.272650 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 3.045643 # Number of insts commited each cycle
2016-05-31 17:55:47 +02:00
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
2016-10-14 00:21:40 +02:00
system.cpu.commit.committed_per_cycle::0 57244612 46.77% 46.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 16526306 13.50% 60.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 11253907 9.19% 69.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 8747083 7.15% 76.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 2074138 1.69% 78.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1764583 1.44% 79.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 930878 0.76% 80.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 726504 0.59% 81.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 23140854 18.90% 100.00% # Number of insts commited each cycle
2016-05-31 17:55:47 +02:00
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
2016-10-14 00:21:40 +02:00
system.cpu.commit.committed_per_cycle::total 122408865 # Number of insts commited each cycle
2016-05-31 17:55:47 +02:00
system.cpu.commit.committedInsts 157988547 # Number of instructions committed
system.cpu.commit.committedOps 278192464 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 122219137 # Number of memory references committed
system.cpu.commit.loads 90779385 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 29309705 # Number of branches committed
system.cpu.commit.fp_insts 40 # Number of committed floating point instructions.
system.cpu.commit.int_insts 278169481 # Number of committed integer instructions.
system.cpu.commit.function_calls 4237596 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 16695 0.01% 0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 155945353 56.06% 56.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 10938 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 329 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 12 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 56.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 90779385 32.63% 88.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 31439752 11.30% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 278192464 # Class of committed instruction
2016-10-14 00:21:40 +02:00
system.cpu.commit.bw_lim_events 23140854 # number cycles where commit BW limit reached
system.cpu.rob.rob_reads 444943788 # The number of ROB reads
system.cpu.rob.rob_writes 701094607 # The number of ROB writes
system.cpu.timesIdled 892 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 80235 # Total number of cycles that the CPU has spent unscheduled due to idling
2016-05-31 17:55:47 +02:00
system.cpu.committedInsts 157988547 # Number of Instructions Simulated
system.cpu.committedOps 278192464 # Number of Ops (including micro ops) Simulated
2016-10-14 00:21:40 +02:00
system.cpu.cpi 0.836508 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.836508 # CPI: Total CPI of All Threads
system.cpu.ipc 1.195446 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.195446 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 503639899 # number of integer regfile reads
system.cpu.int_regfile_writes 248370602 # number of integer regfile writes
system.cpu.fp_regfile_reads 4288 # number of floating regfile reads
system.cpu.fp_regfile_writes 677 # number of floating regfile writes
system.cpu.cc_regfile_reads 109192725 # number of cc regfile reads
system.cpu.cc_regfile_writes 65564647 # number of cc regfile writes
system.cpu.misc_regfile_reads 202344104 # number of misc regfile reads
2016-05-31 17:55:47 +02:00
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
2016-10-14 00:21:40 +02:00
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 66079350000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements 2073334 # number of replacements
system.cpu.dcache.tags.tagsinuse 4067.317880 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 71743454 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 2077430 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 34.534715 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 21320595500 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4067.317880 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.992998 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.992998 # Average percentage of cache occupancy
2016-05-31 17:55:47 +02:00
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
2016-10-14 00:21:40 +02:00
system.cpu.dcache.tags.age_task_id_blocks_1024::0 505 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 3441 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 150 # Occupied blocks per task id
2016-05-31 17:55:47 +02:00
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
2016-10-14 00:21:40 +02:00
system.cpu.dcache.tags.tag_accesses 151138894 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 151138894 # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 66079350000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data 40397499 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 40397499 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 31345955 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 31345955 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 71743454 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 71743454 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 71743454 # number of overall hits
system.cpu.dcache.overall_hits::total 71743454 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 2693481 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 2693481 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 93797 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 93797 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 2787278 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2787278 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2787278 # number of overall misses
system.cpu.dcache.overall_misses::total 2787278 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 32417345000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 32417345000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 3182155993 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3182155993 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 35599500993 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 35599500993 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 35599500993 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 35599500993 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 43090980 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 43090980 # number of ReadReq accesses(hits+misses)
2016-05-31 17:55:47 +02:00
system.cpu.dcache.WriteReq_accesses::cpu.data 31439752 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 31439752 # number of WriteReq accesses(hits+misses)
2016-10-14 00:21:40 +02:00
system.cpu.dcache.demand_accesses::cpu.data 74530732 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 74530732 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 74530732 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 74530732 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.062507 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.062507 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002983 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.002983 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.037398 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.037398 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.037398 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.037398 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12035.483079 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12035.483079 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33925.989029 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33925.989029 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12772.138622 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12772.138622 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12772.138622 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12772.138622 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 219409 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 385 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 43429 # number of cycles access was blocked
2016-05-31 17:55:47 +02:00
system.cpu.dcache.blocked::no_targets 4 # number of cycles access was blocked
2016-10-14 00:21:40 +02:00
system.cpu.dcache.avg_blocked_cycles::no_mshrs 5.052131 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 96.250000 # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks 2066585 # number of writebacks
system.cpu.dcache.writebacks::total 2066585 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 697929 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 697929 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 11919 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 11919 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 709848 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 709848 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 709848 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 709848 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1995552 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1995552 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 81878 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 81878 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 2077430 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 2077430 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 2077430 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 2077430 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24266554500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 24266554500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3024734993 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3024734993 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 27291289493 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 27291289493 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 27291289493 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 27291289493 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.046310 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.046310 # mshr miss rate for ReadReq accesses
2016-08-12 15:12:59 +02:00
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002604 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002604 # mshr miss rate for WriteReq accesses
2016-10-14 00:21:40 +02:00
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.027873 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.027873 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.027873 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.027873 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12160.321806 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12160.321806 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 36941.974560 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36941.974560 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13137.044085 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13137.044085 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13137.044085 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13137.044085 # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 66079350000 # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements 94 # number of replacements
system.cpu.icache.tags.tagsinuse 871.416193 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 29904477 # Total number of references to valid blocks.
2016-08-12 15:12:59 +02:00
system.cpu.icache.tags.sampled_refs 1117 # Sample count of references to valid blocks.
2016-10-14 00:21:40 +02:00
system.cpu.icache.tags.avg_refs 26772.136974 # Average number of references to valid blocks.
2016-05-31 17:55:47 +02:00
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
2016-10-14 00:21:40 +02:00
system.cpu.icache.tags.occ_blocks::cpu.inst 871.416193 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.425496 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.425496 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 1023 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 30 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 37 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 905 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.499512 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 59813021 # Number of tag accesses
system.cpu.icache.tags.data_accesses 59813021 # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 66079350000 # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst 29904477 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 29904477 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 29904477 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 29904477 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 29904477 # number of overall hits
system.cpu.icache.overall_hits::total 29904477 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1475 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1475 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1475 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1475 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1475 # number of overall misses
system.cpu.icache.overall_misses::total 1475 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 154630499 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 154630499 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 154630499 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 154630499 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 154630499 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 154630499 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 29905952 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 29905952 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 29905952 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 29905952 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 29905952 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 29905952 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000049 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000049 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000049 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000049 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000049 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000049 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 104834.236610 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104834.236610 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 104834.236610 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104834.236610 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 104834.236610 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104834.236610 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 3285 # number of cycles access was blocked
2016-05-31 17:55:47 +02:00
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
2016-10-14 00:21:40 +02:00
system.cpu.icache.blocked::no_mshrs 15 # number of cycles access was blocked
2016-05-31 17:55:47 +02:00
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
2016-10-14 00:21:40 +02:00
system.cpu.icache.avg_blocked_cycles::no_mshrs 219 # average number of cycles each access was blocked
2016-05-31 17:55:47 +02:00
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
2016-10-14 00:21:40 +02:00
system.cpu.icache.writebacks::writebacks 94 # number of writebacks
system.cpu.icache.writebacks::total 94 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 358 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 358 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 358 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 358 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 358 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 358 # number of overall MSHR hits
2016-08-12 15:12:59 +02:00
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1117 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 1117 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 1117 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 1117 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 1117 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 1117 # number of overall MSHR misses
2016-10-14 00:21:40 +02:00
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 115157499 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 115157499 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 115157499 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 115157499 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 115157499 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 115157499 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000037 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000037 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000037 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000037 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000037 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000037 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 103095.343778 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 103095.343778 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 103095.343778 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 103095.343778 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 103095.343778 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 103095.343778 # average overall mshr miss latency
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 66079350000 # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.replacements 694 # number of replacements
system.cpu.l2cache.tags.tagsinuse 21600.967235 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 4121275 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 30681 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 134.326619 # Average number of references to valid blocks.
2016-05-31 17:55:47 +02:00
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
2016-10-14 00:21:40 +02:00
system.cpu.l2cache.tags.occ_blocks::writebacks 3.261837 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 710.389241 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 20887.316157 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.000100 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.021679 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.637430 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.659209 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 29987 # Occupied blocks per task id
2016-08-12 15:12:59 +02:00
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 59 # Occupied blocks per task id
2016-10-14 00:21:40 +02:00
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 58 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 187 # Occupied blocks per task id
2016-08-12 15:12:59 +02:00
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 56 # Occupied blocks per task id
2016-10-14 00:21:40 +02:00
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29627 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.915131 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 33246329 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 33246329 # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 66079350000 # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::writebacks 2066585 # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total 2066585 # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks 94 # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total 94 # number of WritebackClean hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 52930 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 52930 # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 28 # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total 28 # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1994925 # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total 1994925 # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst 28 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 2047855 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2047883 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 28 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 2047855 # number of overall hits
system.cpu.l2cache.overall_hits::total 2047883 # number of overall hits
system.cpu.l2cache.ReadExReq_misses::cpu.data 28997 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 28997 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 1089 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 1089 # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 578 # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total 578 # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst 1089 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 29575 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 30664 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 1089 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 29575 # number of overall misses
system.cpu.l2cache.overall_misses::total 30664 # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2345855500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 2345855500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 113174000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total 113174000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 87677000 # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 87677000 # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 113174000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 2433532500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 2546706500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 113174000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 2433532500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 2546706500 # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::writebacks 2066585 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total 2066585 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks 94 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total 94 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 81927 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 81927 # number of ReadExReq accesses(hits+misses)
2016-08-12 15:12:59 +02:00
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1117 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 1117 # number of ReadCleanReq accesses(hits+misses)
2016-10-14 00:21:40 +02:00
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1995503 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total 1995503 # number of ReadSharedReq accesses(hits+misses)
2016-08-12 15:12:59 +02:00
system.cpu.l2cache.demand_accesses::cpu.inst 1117 # number of demand (read+write) accesses
2016-10-14 00:21:40 +02:00
system.cpu.l2cache.demand_accesses::cpu.data 2077430 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2078547 # number of demand (read+write) accesses
2016-08-12 15:12:59 +02:00
system.cpu.l2cache.overall_accesses::cpu.inst 1117 # number of overall (read+write) accesses
2016-10-14 00:21:40 +02:00
system.cpu.l2cache.overall_accesses::cpu.data 2077430 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2078547 # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.353937 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.353937 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.974933 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.974933 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.000290 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.000290 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.974933 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.014236 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.014753 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.974933 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.014236 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.014753 # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80899.937925 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80899.937925 # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 103924.701561 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 103924.701561 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 151690.311419 # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 151690.311419 # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 103924.701561 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 82283.431953 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 83051.999087 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 103924.701561 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 82283.431953 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 83051.999087 # average overall miss latency
2016-05-31 17:55:47 +02:00
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
2016-10-14 00:21:40 +02:00
system.cpu.l2cache.writebacks::writebacks 305 # number of writebacks
system.cpu.l2cache.writebacks::total 305 # number of writebacks
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 28997 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 28997 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 1089 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 1089 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 578 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 578 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 1089 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 29575 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 30664 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 1089 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 29575 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 30664 # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2055885500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2055885500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 102284000 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 102284000 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 81897000 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 81897000 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 102284000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 2137782500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 2240066500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 102284000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 2137782500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 2240066500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.353937 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.353937 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.974933 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.974933 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.000290 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.000290 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.974933 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.014236 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.014753 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.974933 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.014236 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.014753 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70899.937925 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70899.937925 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 93924.701561 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 93924.701561 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 141690.311419 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 141690.311419 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 93924.701561 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 72283.431953 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 73051.999087 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 93924.701561 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 72283.431953 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 73051.999087 # average overall mshr miss latency
system.cpu.toL2Bus.snoop_filter.tot_requests 4151975 # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests 2073430 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests 19 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
2016-08-12 15:12:59 +02:00
system.cpu.toL2Bus.snoop_filter.tot_snoops 331 # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops 331 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
2016-05-31 17:55:47 +02:00
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
2016-10-14 00:21:40 +02:00
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 66079350000 # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.trans_dist::ReadResp 1996620 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty 2066890 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean 94 # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict 7138 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 81927 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 81927 # Transaction distribution
2016-08-12 15:12:59 +02:00
system.cpu.toL2Bus.trans_dist::ReadCleanReq 1117 # Transaction distribution
2016-10-14 00:21:40 +02:00
system.cpu.toL2Bus.trans_dist::ReadSharedReq 1995503 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2328 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6228194 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 6230522 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 77504 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 265216960 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 265294464 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 694 # Total snoops (count)
system.cpu.toL2Bus.snoopTraffic 19520 # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples 2079241 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 0.000169 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.013010 # Request fanout histogram
2016-05-31 17:55:47 +02:00
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
2016-10-14 00:21:40 +02:00
system.cpu.toL2Bus.snoop_fanout::0 2078889 99.98% 99.98% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 352 0.02% 100.00% # Request fanout histogram
2016-05-31 17:55:47 +02:00
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
2016-10-14 00:21:40 +02:00
system.cpu.toL2Bus.snoop_fanout::total 2079241 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 4142666500 # Layer occupancy (ticks)
2016-05-31 17:55:47 +02:00
system.cpu.toL2Bus.reqLayer0.utilization 6.3 # Layer utilization (%)
2016-08-12 15:12:59 +02:00
system.cpu.toL2Bus.respLayer0.occupancy 1675999 # Layer occupancy (ticks)
2016-05-31 17:55:47 +02:00
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
2016-10-14 00:21:40 +02:00
system.cpu.toL2Bus.respLayer1.occupancy 3116145000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 4.7 # Layer utilization (%)
system.membus.snoop_filter.tot_requests 31027 # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests 363 # Number of requests hitting in the snoop filter with a single holder of the requested data.
2016-08-12 15:12:59 +02:00
system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
2016-10-14 00:21:40 +02:00
system.membus.pwrStateResidencyTicks::UNDEFINED 66079350000 # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp 1667 # Transaction distribution
system.membus.trans_dist::WritebackDirty 305 # Transaction distribution
system.membus.trans_dist::CleanEvict 58 # Transaction distribution
system.membus.trans_dist::ReadExReq 28997 # Transaction distribution
system.membus.trans_dist::ReadExResp 28997 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 1667 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 61691 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 61691 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 61691 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 1982016 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total 1982016 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 1982016 # Cumulative packet size per connected master and slave (bytes)
2016-05-31 17:55:47 +02:00
system.membus.snoops 0 # Total snoops (count)
2016-07-21 18:19:18 +02:00
system.membus.snoopTraffic 0 # Total snoop traffic (bytes)
2016-10-14 00:21:40 +02:00
system.membus.snoop_fanout::samples 30664 # Request fanout histogram
2016-05-31 17:55:47 +02:00
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
2016-10-14 00:21:40 +02:00
system.membus.snoop_fanout::0 30664 100.00% 100.00% # Request fanout histogram
2016-05-31 17:55:47 +02:00
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
2016-10-14 00:21:40 +02:00
system.membus.snoop_fanout::total 30664 # Request fanout histogram
system.membus.reqLayer0.occupancy 43847500 # Layer occupancy (ticks)
2016-05-31 17:55:47 +02:00
system.membus.reqLayer0.utilization 0.1 # Layer utilization (%)
2016-10-14 00:21:40 +02:00
system.membus.respLayer1.occupancy 161573250 # Layer occupancy (ticks)
2016-05-31 17:55:47 +02:00
system.membus.respLayer1.utilization 0.2 # Layer utilization (%)
---------- End Simulation Statistics ----------
