2006-06-28 17:02:14 +02:00
|
|
|
/*
|
2013-06-27 11:49:50 +02:00
|
|
|
* Copyright (c) 2012-2013 ARM Limited
|
2013-04-22 19:20:33 +02:00
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* The license below extends only to copyright in the software and shall
|
|
|
|
* not be construed as granting a license to any other intellectual
|
|
|
|
* property including but not limited to intellectual property relating
|
|
|
|
* to a hardware implementation of the functionality of the software
|
|
|
|
* licensed hereunder. You may use the software subject to the license
|
|
|
|
* terms below provided that you ensure that this notice is replicated
|
|
|
|
* unmodified and in its entirety in all distributions of the software,
|
|
|
|
* modified or unmodified, in source code or in binary form.
|
|
|
|
*
|
2006-06-28 17:02:14 +02:00
|
|
|
* Copyright (c) 2003-2005 The Regents of The University of Michigan
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions are
|
|
|
|
* met: redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer;
|
|
|
|
* redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution;
|
|
|
|
* neither the name of the copyright holders nor the names of its
|
|
|
|
* contributors may be used to endorse or promote products derived from
|
|
|
|
* this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
* Authors: Erik Hallnor
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @file
|
|
|
|
* Definitions of LRU tag store.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <string>
|
|
|
|
|
|
|
|
#include "base/intmath.hh"
|
2013-04-22 19:20:33 +02:00
|
|
|
#include "debug/Cache.hh"
|
2011-04-15 19:44:32 +02:00
|
|
|
#include "debug/CacheRepl.hh"
|
2006-06-28 17:02:14 +02:00
|
|
|
#include "mem/cache/tags/lru.hh"
|
2011-04-15 19:44:06 +02:00
|
|
|
#include "mem/cache/base.hh"
|
2007-03-06 20:13:43 +01:00
|
|
|
#include "sim/core.hh"
|
2006-06-28 17:02:14 +02:00
|
|
|
|
|
|
|
using namespace std;
|
|
|
|
|
2013-06-27 11:49:50 +02:00
|
|
|
LRU::LRU(const Params *p)
|
|
|
|
:BaseTags(p), assoc(p->assoc),
|
|
|
|
numSets(p->size / (p->block_size * p->assoc))
|
2006-06-28 17:02:14 +02:00
|
|
|
{
|
|
|
|
// Check parameters
|
|
|
|
if (blkSize < 4 || !isPowerOf2(blkSize)) {
|
|
|
|
fatal("Block size must be at least 4 and a power of 2");
|
|
|
|
}
|
|
|
|
if (numSets <= 0 || !isPowerOf2(numSets)) {
|
|
|
|
fatal("# of sets must be non-zero and a power of 2");
|
|
|
|
}
|
|
|
|
if (assoc <= 0) {
|
|
|
|
fatal("associativity must be greater than zero");
|
|
|
|
}
|
|
|
|
if (hitLatency <= 0) {
|
|
|
|
fatal("access latency must be greater than zero");
|
|
|
|
}
|
|
|
|
|
|
|
|
blkMask = blkSize - 1;
|
|
|
|
setShift = floorLog2(blkSize);
|
|
|
|
setMask = numSets - 1;
|
|
|
|
tagShift = setShift + floorLog2(numSets);
|
|
|
|
warmedUp = false;
|
|
|
|
/** @todo Make warmup percentage a parameter. */
|
|
|
|
warmupBound = numSets * assoc;
|
|
|
|
|
2013-06-27 11:49:50 +02:00
|
|
|
sets = new SetType[numSets];
|
2010-02-23 18:33:09 +01:00
|
|
|
blks = new BlkType[numSets * assoc];
|
2006-06-28 17:02:14 +02:00
|
|
|
// allocate data storage in one big chunk
|
2010-02-23 18:34:22 +01:00
|
|
|
numBlocks = numSets * assoc;
|
|
|
|
dataBlks = new uint8_t[numBlocks * blkSize];
|
2006-06-28 17:02:14 +02:00
|
|
|
|
2009-06-05 08:21:12 +02:00
|
|
|
unsigned blkIndex = 0; // index into blks array
|
|
|
|
for (unsigned i = 0; i < numSets; ++i) {
|
2006-06-28 17:02:14 +02:00
|
|
|
sets[i].assoc = assoc;
|
|
|
|
|
2010-02-23 18:33:09 +01:00
|
|
|
sets[i].blks = new BlkType*[assoc];
|
2006-06-28 17:02:14 +02:00
|
|
|
|
|
|
|
// link in the data blocks
|
2009-06-05 08:21:12 +02:00
|
|
|
for (unsigned j = 0; j < assoc; ++j) {
|
2006-06-28 17:02:14 +02:00
|
|
|
// locate next cache block
|
2010-02-23 18:33:09 +01:00
|
|
|
BlkType *blk = &blks[blkIndex];
|
2006-06-28 17:02:14 +02:00
|
|
|
blk->data = &dataBlks[blkSize*blkIndex];
|
|
|
|
++blkIndex;
|
|
|
|
|
|
|
|
// invalidate new cache block
|
2012-09-11 20:14:49 +02:00
|
|
|
blk->invalidate();
|
2006-06-28 17:02:14 +02:00
|
|
|
|
|
|
|
//EGH Fix Me : do we need to initialize blk?
|
|
|
|
|
|
|
|
// Setting the tag to j is just to prevent long chains in the hash
|
|
|
|
// table; won't matter because the block is invalid
|
|
|
|
blk->tag = j;
|
|
|
|
blk->whenReady = 0;
|
|
|
|
blk->isTouched = false;
|
|
|
|
blk->size = blkSize;
|
|
|
|
sets[i].blks[j]=blk;
|
|
|
|
blk->set = i;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
LRU::~LRU()
|
|
|
|
{
|
|
|
|
delete [] dataBlks;
|
|
|
|
delete [] blks;
|
|
|
|
delete [] sets;
|
|
|
|
}
|
|
|
|
|
2010-02-23 18:33:09 +01:00
|
|
|
LRU::BlkType*
|
2012-10-15 14:10:54 +02:00
|
|
|
LRU::accessBlock(Addr addr, Cycles &lat, int master_id)
|
2006-06-28 17:02:14 +02:00
|
|
|
{
|
|
|
|
Addr tag = extractTag(addr);
|
|
|
|
unsigned set = extractSet(addr);
|
2010-02-23 18:33:09 +01:00
|
|
|
BlkType *blk = sets[set].findBlk(tag);
|
2006-06-28 17:02:14 +02:00
|
|
|
lat = hitLatency;
|
|
|
|
if (blk != NULL) {
|
|
|
|
// move this block to head of the MRU list
|
|
|
|
sets[set].moveToHead(blk);
|
2007-07-14 22:28:52 +02:00
|
|
|
DPRINTF(CacheRepl, "set %x: moving blk %x to MRU\n",
|
2007-06-26 23:53:15 +02:00
|
|
|
set, regenerateBlkAddr(tag, set));
|
2011-01-08 06:50:29 +01:00
|
|
|
if (blk->whenReady > curTick()
|
2012-10-15 14:10:54 +02:00
|
|
|
&& cache->ticksToCycles(blk->whenReady - curTick()) > hitLatency) {
|
|
|
|
lat = cache->ticksToCycles(blk->whenReady - curTick());
|
2006-06-28 17:02:14 +02:00
|
|
|
}
|
|
|
|
blk->refCount += 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
return blk;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2010-02-23 18:33:09 +01:00
|
|
|
LRU::BlkType*
|
2006-08-15 22:21:46 +02:00
|
|
|
LRU::findBlock(Addr addr) const
|
2006-06-28 17:02:14 +02:00
|
|
|
{
|
|
|
|
Addr tag = extractTag(addr);
|
|
|
|
unsigned set = extractSet(addr);
|
2010-02-23 18:33:09 +01:00
|
|
|
BlkType *blk = sets[set].findBlk(tag);
|
2006-06-28 17:02:14 +02:00
|
|
|
return blk;
|
|
|
|
}
|
|
|
|
|
2010-02-23 18:33:09 +01:00
|
|
|
LRU::BlkType*
|
2008-11-04 17:35:58 +01:00
|
|
|
LRU::findVictim(Addr addr, PacketList &writebacks)
|
2006-06-28 17:02:14 +02:00
|
|
|
{
|
2007-06-18 02:27:53 +02:00
|
|
|
unsigned set = extractSet(addr);
|
2006-06-28 17:02:14 +02:00
|
|
|
// grab a replacement candidate
|
2010-02-23 18:33:09 +01:00
|
|
|
BlkType *blk = sets[set].blks[assoc-1];
|
2010-02-23 18:34:22 +01:00
|
|
|
|
2012-02-12 23:07:39 +01:00
|
|
|
if (blk->isValid()) {
|
2007-07-14 22:28:52 +02:00
|
|
|
DPRINTF(CacheRepl, "set %x: selecting blk %x for replacement\n",
|
2007-06-27 07:23:10 +02:00
|
|
|
set, regenerateBlkAddr(blk->tag, set));
|
2008-11-04 17:35:58 +01:00
|
|
|
}
|
|
|
|
return blk;
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2013-06-27 11:49:50 +02:00
|
|
|
LRU::insertBlock(PacketPtr pkt, BlkType *blk)
|
2008-11-04 17:35:58 +01:00
|
|
|
{
|
2013-06-27 11:49:50 +02:00
|
|
|
Addr addr = pkt->getAddr();
|
|
|
|
MasterID master_id = pkt->req->masterId();
|
2014-01-24 22:29:30 +01:00
|
|
|
uint32_t task_id = pkt->req->taskId();
|
2008-11-04 17:35:58 +01:00
|
|
|
if (!blk->isTouched) {
|
2006-06-28 17:02:14 +02:00
|
|
|
tagsInUse++;
|
|
|
|
blk->isTouched = true;
|
|
|
|
if (!warmedUp && tagsInUse.value() >= warmupBound) {
|
|
|
|
warmedUp = true;
|
2011-01-08 06:50:29 +01:00
|
|
|
warmupCycle = curTick();
|
2006-06-28 17:02:14 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-02-12 23:07:39 +01:00
|
|
|
// If we're replacing a block that was previously valid update
|
|
|
|
// stats for it. This can't be done in findBlock() because a
|
|
|
|
// found block might not actually be replaced there if the
|
|
|
|
// coherence protocol says it can't be.
|
|
|
|
if (blk->isValid()) {
|
|
|
|
replacements[0]++;
|
|
|
|
totalRefs += blk->refCount;
|
|
|
|
++sampledRefs;
|
|
|
|
blk->refCount = 0;
|
|
|
|
|
|
|
|
// deal with evicted block
|
|
|
|
assert(blk->srcMasterId < cache->system->maxMasters());
|
|
|
|
occupancies[blk->srcMasterId]--;
|
2012-09-11 20:14:49 +02:00
|
|
|
|
|
|
|
blk->invalidate();
|
2012-02-12 23:07:39 +01:00
|
|
|
}
|
|
|
|
|
2012-09-11 20:14:49 +02:00
|
|
|
blk->isTouched = true;
|
2008-11-04 17:35:58 +01:00
|
|
|
// Set tag for new block. Caller is responsible for setting status.
|
|
|
|
blk->tag = extractTag(addr);
|
|
|
|
|
2010-02-23 18:34:22 +01:00
|
|
|
// deal with what we are bringing in
|
2012-02-12 23:07:39 +01:00
|
|
|
assert(master_id < cache->system->maxMasters());
|
|
|
|
occupancies[master_id]++;
|
|
|
|
blk->srcMasterId = master_id;
|
2014-01-24 22:29:30 +01:00
|
|
|
blk->task_id = task_id;
|
|
|
|
blk->tickInserted = curTick();
|
2010-02-23 18:34:22 +01:00
|
|
|
|
2008-11-04 17:35:58 +01:00
|
|
|
unsigned set = extractSet(addr);
|
|
|
|
sets[set].moveToHead(blk);
|
2006-06-28 17:02:14 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2012-09-11 20:14:49 +02:00
|
|
|
LRU::invalidate(BlkType *blk)
|
2006-06-28 17:02:14 +02:00
|
|
|
{
|
2012-09-11 20:14:49 +02:00
|
|
|
assert(blk);
|
|
|
|
assert(blk->isValid());
|
|
|
|
tagsInUse--;
|
|
|
|
assert(blk->srcMasterId < cache->system->maxMasters());
|
|
|
|
occupancies[blk->srcMasterId]--;
|
|
|
|
blk->srcMasterId = Request::invldMasterId;
|
2014-01-24 22:29:30 +01:00
|
|
|
blk->task_id = ContextSwitchTaskId::Unknown;
|
|
|
|
blk->tickInserted = curTick();
|
2012-09-11 20:14:49 +02:00
|
|
|
|
|
|
|
// should be evicted before valid blocks
|
|
|
|
unsigned set = blk->set;
|
|
|
|
sets[set].moveToTail(blk);
|
2006-06-28 17:02:14 +02:00
|
|
|
}
|
|
|
|
|
2010-08-23 18:18:41 +02:00
|
|
|
void
|
|
|
|
LRU::clearLocks()
|
|
|
|
{
|
|
|
|
for (int i = 0; i < numBlocks; i++){
|
|
|
|
blks[i].clearLoadLocks();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2013-06-27 11:49:50 +02:00
|
|
|
LRU *
|
|
|
|
LRUParams::create()
|
|
|
|
{
|
|
|
|
return new LRU(this);
|
|
|
|
}
|
2013-04-22 19:20:33 +02:00
|
|
|
std::string
|
|
|
|
LRU::print() const {
|
|
|
|
std::string cache_state;
|
|
|
|
for (unsigned i = 0; i < numSets; ++i) {
|
|
|
|
// link in the data blocks
|
|
|
|
for (unsigned j = 0; j < assoc; ++j) {
|
|
|
|
BlkType *blk = sets[i].blks[j];
|
|
|
|
if (blk->isValid())
|
|
|
|
cache_state += csprintf("\tset: %d block: %d %s\n", i, j,
|
|
|
|
blk->print());
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (cache_state.empty())
|
|
|
|
cache_state = "no valid tags\n";
|
|
|
|
return cache_state;
|
|
|
|
}
|
|
|
|
|
2006-06-28 17:02:14 +02:00
|
|
|
void
|
|
|
|
LRU::cleanupRefs()
|
|
|
|
{
|
2009-06-05 08:21:12 +02:00
|
|
|
for (unsigned i = 0; i < numSets*assoc; ++i) {
|
2006-06-28 17:02:14 +02:00
|
|
|
if (blks[i].isValid()) {
|
|
|
|
totalRefs += blks[i].refCount;
|
|
|
|
++sampledRefs;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2014-01-24 22:29:30 +01:00
|
|
|
|
|
|
|
void
|
|
|
|
LRU::computeStats()
|
|
|
|
{
|
|
|
|
for (unsigned i = 0; i < ContextSwitchTaskId::NumTaskId; ++i) {
|
|
|
|
occupanciesTaskId[i] = 0;
|
|
|
|
for (unsigned j = 0; j < 5; ++j) {
|
|
|
|
ageTaskId[i][j] = 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
for (unsigned i = 0; i < numSets * assoc; ++i) {
|
|
|
|
if (blks[i].isValid()) {
|
|
|
|
assert(blks[i].task_id < ContextSwitchTaskId::NumTaskId);
|
|
|
|
occupanciesTaskId[blks[i].task_id]++;
|
|
|
|
Tick age = curTick() - blks[i].tickInserted;
|
|
|
|
assert(age >= 0);
|
|
|
|
|
|
|
|
int age_index;
|
|
|
|
if (age / SimClock::Int::us < 10) { // <10us
|
|
|
|
age_index = 0;
|
|
|
|
} else if (age / SimClock::Int::us < 100) { // <100us
|
|
|
|
age_index = 1;
|
|
|
|
} else if (age / SimClock::Int::ms < 1) { // <1ms
|
|
|
|
age_index = 2;
|
|
|
|
} else if (age / SimClock::Int::ms < 10) { // <10ms
|
|
|
|
age_index = 3;
|
|
|
|
} else
|
|
|
|
age_index = 4; // >10ms
|
|
|
|
|
|
|
|
ageTaskId[blks[i].task_id][age_index]++;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|