2006-04-23 00:45:01 +02:00
|
|
|
/*
|
2006-05-23 22:57:14 +02:00
|
|
|
* Copyright (c) 2005-2006 The Regents of The University of Michigan
|
2006-04-23 00:45:01 +02:00
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions are
|
|
|
|
* met: redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer;
|
|
|
|
* redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution;
|
|
|
|
* neither the name of the copyright holders nor the names of its
|
|
|
|
* contributors may be used to endorse or promote products derived from
|
|
|
|
* this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
2006-06-07 22:02:55 +02:00
|
|
|
*
|
|
|
|
* Authors: Kevin Lim
|
2006-04-23 00:45:01 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CPU_OZONE_DYN_INST_HH__
|
|
|
|
#define __CPU_OZONE_DYN_INST_HH__
|
|
|
|
|
|
|
|
#include "arch/isa_traits.hh"
|
2006-08-15 11:07:15 +02:00
|
|
|
#include "arch/types.hh"
|
2006-04-23 00:45:01 +02:00
|
|
|
#include "config/full_system.hh"
|
|
|
|
#include "cpu/base_dyn_inst.hh"
|
|
|
|
#include "cpu/inst_seq.hh"
|
2006-06-23 05:33:26 +02:00
|
|
|
#include "cpu/ozone/cpu.hh" // MUST include this
|
2006-04-23 00:45:01 +02:00
|
|
|
#include "cpu/ozone/ozone_impl.hh"
|
|
|
|
|
|
|
|
#include <list>
|
|
|
|
#include <vector>
|
|
|
|
|
|
|
|
template <class Impl>
|
|
|
|
class OzoneDynInst : public BaseDynInst<Impl>
|
|
|
|
{
|
|
|
|
public:
|
|
|
|
// Typedefs
|
2006-06-23 05:33:26 +02:00
|
|
|
typedef typename Impl::OzoneCPU OzoneCPU;
|
2006-04-23 00:45:01 +02:00
|
|
|
|
2006-06-23 05:33:26 +02:00
|
|
|
typedef typename OzoneCPU::ImplState ImplState;
|
2006-04-23 00:45:01 +02:00
|
|
|
|
|
|
|
// Typedef for DynInstPtr. This is really just a RefCountingPtr<OoODynInst>.
|
|
|
|
typedef typename Impl::DynInstPtr DynInstPtr;
|
|
|
|
|
|
|
|
typedef TheISA::ExtMachInst ExtMachInst;
|
|
|
|
typedef TheISA::MachInst MachInst;
|
2006-06-23 05:33:26 +02:00
|
|
|
typedef TheISA::FloatReg FloatReg;
|
|
|
|
typedef TheISA::FloatRegBits FloatRegBits;
|
2006-04-23 00:45:01 +02:00
|
|
|
typedef TheISA::MiscReg MiscReg;
|
|
|
|
typedef typename std::list<DynInstPtr>::iterator ListIt;
|
|
|
|
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
// Note that this is duplicated from the BaseDynInst class; I'm
|
|
|
|
// simply not sure the enum would carry through so I could use it
|
|
|
|
// in array declarations in this class.
|
2006-04-23 00:45:01 +02:00
|
|
|
enum {
|
|
|
|
MaxInstSrcRegs = TheISA::MaxInstSrcRegs,
|
|
|
|
MaxInstDestRegs = TheISA::MaxInstDestRegs
|
|
|
|
};
|
|
|
|
|
2006-06-23 05:33:26 +02:00
|
|
|
OzoneDynInst(OzoneCPU *cpu);
|
2006-04-23 00:45:01 +02:00
|
|
|
|
|
|
|
OzoneDynInst(ExtMachInst inst, Addr PC, Addr Pred_PC,
|
2006-06-23 05:33:26 +02:00
|
|
|
InstSeqNum seq_num, OzoneCPU *cpu);
|
2006-04-23 00:45:01 +02:00
|
|
|
|
|
|
|
OzoneDynInst(StaticInstPtr inst);
|
|
|
|
|
|
|
|
~OzoneDynInst();
|
|
|
|
|
|
|
|
void setSrcInst(DynInstPtr &newSrcInst, int regIdx)
|
|
|
|
{ srcInsts[regIdx] = newSrcInst; }
|
|
|
|
|
|
|
|
bool srcInstReady(int regIdx);
|
|
|
|
|
|
|
|
void setPrevDestInst(DynInstPtr &oldDestInst, int regIdx)
|
|
|
|
{ prevDestInst[regIdx] = oldDestInst; }
|
|
|
|
|
|
|
|
DynInstPtr &getPrevDestInst(int regIdx)
|
|
|
|
{ return prevDestInst[regIdx]; }
|
|
|
|
|
|
|
|
void addDependent(DynInstPtr &dependent_inst);
|
|
|
|
|
|
|
|
std::vector<DynInstPtr> &getDependents() { return dependents; }
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
std::vector<DynInstPtr> &getMemDeps() { return memDependents; }
|
|
|
|
std::list<DynInstPtr> &getMemSrcs() { return srcMemInsts; }
|
2006-04-23 00:45:01 +02:00
|
|
|
|
|
|
|
void wakeDependents();
|
|
|
|
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
void wakeMemDependents();
|
|
|
|
|
|
|
|
void addMemDependent(DynInstPtr &inst) { memDependents.push_back(inst); }
|
|
|
|
|
|
|
|
void addSrcMemInst(DynInstPtr &inst) { srcMemInsts.push_back(inst); }
|
|
|
|
|
|
|
|
void markMemInstReady(OzoneDynInst<Impl> *inst);
|
|
|
|
|
|
|
|
// For now I will remove instructions from the list when they wake
|
|
|
|
// up. In the future, you only really need a counter.
|
|
|
|
bool memDepReady() { return srcMemInsts.empty(); }
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
private:
|
|
|
|
void initInstPtrs();
|
|
|
|
|
|
|
|
std::vector<DynInstPtr> dependents;
|
|
|
|
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
std::vector<DynInstPtr> memDependents;
|
|
|
|
|
|
|
|
std::list<DynInstPtr> srcMemInsts;
|
|
|
|
|
|
|
|
/** The instruction that produces the value of the source
|
|
|
|
* registers. These may be NULL if the value has already been
|
|
|
|
* read from the source instruction.
|
2006-04-23 00:45:01 +02:00
|
|
|
*/
|
|
|
|
DynInstPtr srcInsts[MaxInstSrcRegs];
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Previous rename instruction for this destination.
|
|
|
|
*/
|
|
|
|
DynInstPtr prevDestInst[MaxInstSrcRegs];
|
|
|
|
|
|
|
|
public:
|
|
|
|
|
|
|
|
Fault initiateAcc();
|
|
|
|
|
2006-10-20 09:10:12 +02:00
|
|
|
Fault completeAcc(PacketPtr pkt);
|
2006-04-23 00:45:01 +02:00
|
|
|
|
|
|
|
// The register accessor methods provide the index of the
|
|
|
|
// instruction's operand (e.g., 0 or 1), not the architectural
|
|
|
|
// register index, to simplify the implementation of register
|
|
|
|
// renaming. We find the architectural register index by indexing
|
|
|
|
// into the instruction's own operand index table. Note that a
|
|
|
|
// raw pointer to the StaticInst is provided instead of a
|
|
|
|
// ref-counted StaticInstPtr to redice overhead. This is fine as
|
|
|
|
// long as these methods don't copy the pointer into any long-term
|
|
|
|
// storage (which is pretty hard to imagine they would have reason
|
|
|
|
// to do).
|
|
|
|
|
2006-12-12 18:58:40 +01:00
|
|
|
uint64_t readIntRegOperand(const StaticInst *si, int idx)
|
2006-04-23 00:45:01 +02:00
|
|
|
{
|
|
|
|
return srcInsts[idx]->readIntResult();
|
|
|
|
}
|
|
|
|
|
2006-12-12 18:58:40 +01:00
|
|
|
FloatReg readFloatRegOperand(const StaticInst *si, int idx, int width)
|
2006-06-23 05:33:26 +02:00
|
|
|
{
|
|
|
|
switch(width) {
|
|
|
|
case 32:
|
|
|
|
return srcInsts[idx]->readFloatResult();
|
|
|
|
case 64:
|
|
|
|
return srcInsts[idx]->readDoubleResult();
|
|
|
|
default:
|
|
|
|
panic("Width not supported");
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2006-12-12 18:58:40 +01:00
|
|
|
FloatReg readFloatRegOperand(const StaticInst *si, int idx)
|
2006-04-23 00:45:01 +02:00
|
|
|
{
|
|
|
|
return srcInsts[idx]->readFloatResult();
|
|
|
|
}
|
|
|
|
|
2006-12-12 18:58:40 +01:00
|
|
|
FloatRegBits readFloatRegOperandBits(const StaticInst *si, int idx,
|
|
|
|
int width)
|
2006-04-23 00:45:01 +02:00
|
|
|
{
|
2006-06-23 05:33:26 +02:00
|
|
|
return srcInsts[idx]->readIntResult();
|
2006-04-23 00:45:01 +02:00
|
|
|
}
|
|
|
|
|
2006-12-12 18:58:40 +01:00
|
|
|
FloatRegBits readFloatRegOperandBits(const StaticInst *si, int idx)
|
2006-04-23 00:45:01 +02:00
|
|
|
{
|
|
|
|
return srcInsts[idx]->readIntResult();
|
|
|
|
}
|
|
|
|
|
|
|
|
/** @todo: Make results into arrays so they can handle multiple dest
|
|
|
|
* registers.
|
|
|
|
*/
|
2006-12-12 18:58:40 +01:00
|
|
|
void setIntRegOperand(const StaticInst *si, int idx, uint64_t val)
|
2006-04-23 00:45:01 +02:00
|
|
|
{
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
BaseDynInst<Impl>::setIntReg(si, idx, val);
|
2006-04-23 00:45:01 +02:00
|
|
|
}
|
|
|
|
|
2006-12-12 18:58:40 +01:00
|
|
|
void setFloatRegOperand(const StaticInst *si, int idx, FloatReg val,
|
|
|
|
int width)
|
2006-06-23 05:33:26 +02:00
|
|
|
{
|
|
|
|
BaseDynInst<Impl>::setFloatReg(si, idx, val, width);
|
|
|
|
}
|
|
|
|
|
2006-12-12 18:58:40 +01:00
|
|
|
void setFloatRegOperand(const StaticInst *si, int idx, FloatReg val)
|
2006-04-23 00:45:01 +02:00
|
|
|
{
|
2006-06-23 05:33:26 +02:00
|
|
|
BaseDynInst<Impl>::setFloatReg(si, idx, val);
|
2006-04-23 00:45:01 +02:00
|
|
|
}
|
|
|
|
|
2006-12-12 18:58:40 +01:00
|
|
|
void setFloatRegOperandBits(const StaticInst *si, int idx,
|
|
|
|
FloatRegBits val, int width)
|
2006-04-23 00:45:01 +02:00
|
|
|
{
|
2006-06-23 05:33:26 +02:00
|
|
|
BaseDynInst<Impl>::setFloatRegBits(si, idx, val);
|
2006-04-23 00:45:01 +02:00
|
|
|
}
|
|
|
|
|
2006-12-12 18:58:40 +01:00
|
|
|
void setFloatRegOperandBits(const StaticInst *si, int idx,
|
|
|
|
FloatRegBits val)
|
2006-04-23 00:45:01 +02:00
|
|
|
{
|
2006-06-23 05:33:26 +02:00
|
|
|
BaseDynInst<Impl>::setFloatRegBits(si, idx, val);
|
2006-04-23 00:45:01 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
void setIntResult(uint64_t result) { this->instResult.integer = result; }
|
|
|
|
void setDoubleResult(double result) { this->instResult.dbl = result; }
|
|
|
|
|
|
|
|
bool srcsReady();
|
|
|
|
bool eaSrcsReady();
|
|
|
|
|
|
|
|
Fault execute();
|
|
|
|
|
|
|
|
Fault executeEAComp()
|
|
|
|
{ return NoFault; }
|
|
|
|
|
|
|
|
Fault executeMemAcc()
|
|
|
|
{ return this->staticInst->memAccInst()->execute(this, this->traceData); }
|
|
|
|
|
|
|
|
void clearDependents();
|
|
|
|
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
void clearMemDependents();
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
public:
|
|
|
|
// ISA stuff
|
2007-03-07 21:04:31 +01:00
|
|
|
MiscReg readMiscRegNoEffect(int misc_reg);
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
MiscReg readMiscReg(int misc_reg);
|
|
|
|
|
2007-03-07 21:04:31 +01:00
|
|
|
void setMiscRegNoEffect(int misc_reg, const MiscReg &val);
|
2006-04-23 00:45:01 +02:00
|
|
|
|
2006-11-01 22:44:45 +01:00
|
|
|
void setMiscReg(int misc_reg, const MiscReg &val);
|
2006-04-23 00:45:01 +02:00
|
|
|
|
|
|
|
#if FULL_SYSTEM
|
|
|
|
Fault hwrei();
|
|
|
|
void trap(Fault fault);
|
|
|
|
bool simPalCheck(int palFunc);
|
|
|
|
#else
|
2006-06-23 05:33:26 +02:00
|
|
|
void syscall(uint64_t &callnum);
|
2006-04-23 00:45:01 +02:00
|
|
|
#endif
|
|
|
|
|
|
|
|
ListIt iqIt;
|
|
|
|
bool iqItValid;
|
|
|
|
};
|
|
|
|
|
|
|
|
#endif // __CPU_OZONE_DYN_INST_HH__
|