gem5/tests/long/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt

302 lines
33 KiB
Text
Raw Normal View History

2009-05-12 21:01:16 +02:00
---------- Begin Simulation Statistics ----------
host_inst_rate 137731 # Simulator instruction rate (inst/s)
host_mem_usage 254052 # Number of bytes of host memory used
host_seconds 667.27 # Real time elapsed on the host
host_tick_rate 60742348 # Simulator tick rate (ticks/s)
2009-05-12 21:01:16 +02:00
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 91903056 # Number of instructions simulated
2011-02-04 06:09:22 +01:00
sim_seconds 0.040531 # Number of seconds simulated
sim_ticks 40531279000 # Number of ticks simulated
2011-02-04 06:09:22 +01:00
system.cpu.AGEN-Unit.agens 27308571 # Number of Address Generations
system.cpu.Branch-Predictor.BTBHitPct 59.146483 # BTB Hit Percentage
2011-02-04 06:09:22 +01:00
system.cpu.Branch-Predictor.BTBHits 4489525 # Number of BTB hits
system.cpu.Branch-Predictor.BTBLookups 7590519 # Number of BTB lookups
2011-02-04 06:09:22 +01:00
system.cpu.Branch-Predictor.RASInCorrect 138 # Number of incorrect RAS predictions.
system.cpu.Branch-Predictor.condIncorrect 2806970 # Number of conditional branches incorrect
system.cpu.Branch-Predictor.condPredicted 7883251 # Number of conditional branches predicted
system.cpu.Branch-Predictor.lookups 11539980 # Number of BP lookups
2011-02-04 06:09:22 +01:00
system.cpu.Branch-Predictor.predictedNotTaken 4913265 # Number of Branches Predicted As Not Taken (False).
system.cpu.Branch-Predictor.predictedTaken 6626715 # Number of Branches Predicted As Taken (True).
2011-02-04 06:09:22 +01:00
system.cpu.Branch-Predictor.usedRAS 1029619 # Number of times the RAS was used to get a target.
system.cpu.Execution-Unit.executions 57928840 # Number of Instructions Executed.
2011-02-04 06:09:22 +01:00
system.cpu.Execution-Unit.mispredictPct 27.409983 # Percentage of Incorrect Branches Predicts
system.cpu.Execution-Unit.mispredicted 2806970 # Number of Branches Incorrectly Predicted
system.cpu.Execution-Unit.predicted 7433715 # Number of Branches Incorrectly Predicted
system.cpu.Execution-Unit.predictedNotTakenIncorrect 1384945 # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.Execution-Unit.predictedTakenIncorrect 1422025 # Number of Branches Incorrectly Predicted As Taken.
2010-06-24 00:21:44 +02:00
system.cpu.Mult-Div-Unit.divides 0 # Number of Divide Operations Executed
system.cpu.Mult-Div-Unit.multiplies 458252 # Number of Multipy Operations Executed
system.cpu.RegFile-Manager.regFileAccesses 152685930 # Number of Total Accesses (Read+Write) to the Register File
system.cpu.RegFile-Manager.regFileReads 84258569 # Number of Reads from Register File
2010-06-24 00:21:44 +02:00
system.cpu.RegFile-Manager.regFileWrites 68427361 # Number of Writes to Register File
system.cpu.RegFile-Manager.regForwards 38185928 # Number of Registers Read Through Forwarding Logic
system.cpu.activity 91.670040 # Percentage of cycles cpu is active
2010-06-24 00:21:44 +02:00
system.cpu.comBranches 10240685 # Number of Branches instructions committed
system.cpu.comFloats 3775974 # Number of Floating Point instructions committed
system.cpu.comInts 43665352 # Number of Integer instructions committed
system.cpu.comLoads 19996198 # Number of Load instructions committed
system.cpu.comNonSpec 389 # Number of Non-Speculative instructions committed
2010-06-24 00:21:44 +02:00
system.cpu.comNops 7723346 # Number of Nop instructions committed
system.cpu.comStores 6501103 # Number of Store instructions committed
system.cpu.committedInsts 91903056 # Number of Instructions Simulated (Per-Thread)
system.cpu.committedInsts_total 91903056 # Number of Instructions Simulated (Total)
2010-02-01 00:31:14 +01:00
system.cpu.contextSwitches 1 # Number of context switches
system.cpu.cpi 0.882044 # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.cpi_total 0.882044 # CPI: Total CPI of All Threads
2009-05-12 21:01:16 +02:00
system.cpu.dcache.ReadReq_accesses 19996198 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 51752.929688 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 48810.526316 # average ReadReq mshr miss latency
2011-02-04 06:09:22 +01:00
system.cpu.dcache.ReadReq_hits 19995686 # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency 26497500 # number of ReadReq miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.dcache.ReadReq_miss_rate 0.000026 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses 512 # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits 37 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 23185000 # number of ReadReq MSHR miss cycles
2009-05-12 21:01:16 +02:00
system.cpu.dcache.ReadReq_mshr_miss_rate 0.000024 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 475 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses 6501103 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 55921.258907 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 52792.620137 # average WriteReq mshr miss latency
2011-02-04 06:09:22 +01:00
system.cpu.dcache.WriteReq_hits 6496893 # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency 235428500 # number of WriteReq miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.dcache.WriteReq_miss_rate 0.000648 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses 4210 # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits 2462 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency 92281500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate 0.000269 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses 1748 # number of WriteReq MSHR misses
2009-05-12 21:01:16 +02:00
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
2011-02-04 06:09:22 +01:00
system.cpu.dcache.avg_blocked_cycles::no_targets 52826.923077 # average number of cycles each access was blocked
system.cpu.dcache.avg_refs 11917.489429 # Average number of references to valid blocks.
2009-05-12 21:01:16 +02:00
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
2011-02-04 06:09:22 +01:00
system.cpu.dcache.blocked::no_targets 26 # number of cycles access was blocked
2009-05-12 21:01:16 +02:00
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
2011-02-04 06:09:22 +01:00
system.cpu.dcache.blocked_cycles::no_targets 1373500 # number of cycles access was blocked
2009-05-12 21:01:16 +02:00
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.demand_accesses 26497301 # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 55469.292673 # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 51941.745389 # average overall mshr miss latency
2011-02-04 06:09:22 +01:00
system.cpu.dcache.demand_hits 26492579 # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency 261926000 # number of demand (read+write) miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.dcache.demand_miss_rate 0.000178 # miss rate for demand accesses
system.cpu.dcache.demand_misses 4722 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits 2499 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 115466500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate 0.000084 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 2223 # number of demand (read+write) MSHR misses
2009-05-12 21:01:16 +02:00
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
2011-02-04 06:09:22 +01:00
system.cpu.dcache.occ_%::0 0.351931 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 1441.508051 # Average occupied blocks per context
2009-05-12 21:01:16 +02:00
system.cpu.dcache.overall_accesses 26497301 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 55469.292673 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 51941.745389 # average overall mshr miss latency
2009-05-12 21:01:16 +02:00
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
2011-02-04 06:09:22 +01:00
system.cpu.dcache.overall_hits 26492579 # number of overall hits
system.cpu.dcache.overall_miss_latency 261926000 # number of overall miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.dcache.overall_miss_rate 0.000178 # miss rate for overall accesses
system.cpu.dcache.overall_misses 4722 # number of overall misses
system.cpu.dcache.overall_mshr_hits 2499 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 115466500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate 0.000084 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 2223 # number of overall MSHR misses
2009-05-12 21:01:16 +02:00
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.replacements 157 # number of replacements
system.cpu.dcache.sampled_refs 2223 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 1441.508051 # Cycle average of tags in use
2011-02-04 06:09:22 +01:00
system.cpu.dcache.total_refs 26492579 # Total number of references to valid blocks.
2009-05-12 21:01:16 +02:00
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 107 # number of writebacks
2009-05-12 21:01:16 +02:00
system.cpu.dtb.data_accesses 26497334 # DTB accesses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_hits 26497301 # DTB hits
system.cpu.dtb.data_misses 33 # DTB misses
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.read_accesses 19996208 # DTB read accesses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_hits 19996198 # DTB read hits
system.cpu.dtb.read_misses 10 # DTB read misses
system.cpu.dtb.write_accesses 6501126 # DTB write accesses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_hits 6501103 # DTB write hits
system.cpu.dtb.write_misses 23 # DTB write misses
system.cpu.icache.ReadReq_accesses 9759564 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 26779.967317 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 23139.993880 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 9749161 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 278592000 # number of ReadReq miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.icache.ReadReq_miss_rate 0.001066 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 10403 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits 599 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency 226864500 # number of ReadReq MSHR miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.icache.ReadReq_mshr_miss_rate 0.001005 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 9804 # number of ReadReq MSHR misses
2009-05-12 21:01:16 +02:00
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
2011-02-04 06:09:22 +01:00
system.cpu.icache.avg_blocked_cycles::no_targets 18409.090909 # average number of cycles each access was blocked
system.cpu.icache.avg_refs 994.406467 # Average number of references to valid blocks.
2009-05-12 21:01:16 +02:00
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
2011-02-04 06:09:22 +01:00
system.cpu.icache.blocked::no_targets 11 # number of cycles access was blocked
2009-05-12 21:01:16 +02:00
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
2011-02-04 06:09:22 +01:00
system.cpu.icache.blocked_cycles::no_targets 202500 # number of cycles access was blocked
2009-05-12 21:01:16 +02:00
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 9759564 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 26779.967317 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 23139.993880 # average overall mshr miss latency
system.cpu.icache.demand_hits 9749161 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 278592000 # number of demand (read+write) miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.icache.demand_miss_rate 0.001066 # miss rate for demand accesses
system.cpu.icache.demand_misses 10403 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 599 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 226864500 # number of demand (read+write) MSHR miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.icache.demand_mshr_miss_rate 0.001005 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 9804 # number of demand (read+write) MSHR misses
2009-05-12 21:01:16 +02:00
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
2011-02-04 06:09:22 +01:00
system.cpu.icache.occ_%::0 0.729171 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 1493.341252 # Average occupied blocks per context
system.cpu.icache.overall_accesses 9759564 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 26779.967317 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 23139.993880 # average overall mshr miss latency
2009-05-12 21:01:16 +02:00
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 9749161 # number of overall hits
system.cpu.icache.overall_miss_latency 278592000 # number of overall miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.icache.overall_miss_rate 0.001066 # miss rate for overall accesses
system.cpu.icache.overall_misses 10403 # number of overall misses
system.cpu.icache.overall_mshr_hits 599 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 226864500 # number of overall MSHR miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.icache.overall_mshr_miss_rate 0.001005 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 9804 # number of overall MSHR misses
2009-05-12 21:01:16 +02:00
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
2011-02-04 06:09:22 +01:00
system.cpu.icache.replacements 7919 # number of replacements
system.cpu.icache.sampled_refs 9804 # Sample count of references to valid blocks.
2009-05-12 21:01:16 +02:00
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 1493.341252 # Cycle average of tags in use
system.cpu.icache.total_refs 9749161 # Total number of references to valid blocks.
2009-05-12 21:01:16 +02:00
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idleCycles 6752479 # Number of cycles cpu's stages were not processed
system.cpu.ipc 1.133730 # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.ipc_total 1.133730 # IPC: Total IPC of All Threads
2009-05-12 21:01:16 +02:00
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.fetch_accesses 9759619 # ITB accesses
2009-05-12 21:01:16 +02:00
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_hits 9759572 # ITB hits
2009-05-12 21:01:16 +02:00
system.cpu.itb.fetch_misses 47 # ITB misses
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.l2cache.ReadExReq_accesses 1748 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency 52355.691057 # average ReadExReq miss latency
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40114.401858 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits 26 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency 90156500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate 0.985126 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses 1722 # number of ReadExReq misses
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.ReadExReq_mshr_miss_latency 69077000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.985126 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 1722 # number of ReadExReq MSHR misses
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.ReadReq_accesses 10279 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 52322.761194 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40125.621891 # average ReadReq mshr miss latency
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.ReadReq_hits 7063 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency 168270000 # number of ReadReq miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.ReadReq_miss_rate 0.312871 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 3216 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 129044000 # number of ReadReq MSHR miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.312871 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 3216 # number of ReadReq MSHR misses
system.cpu.l2cache.Writeback_accesses 107 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_hits 107 # number of Writeback hits
2009-05-12 21:01:16 +02:00
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.avg_refs 2.154784 # Average number of references to valid blocks.
2009-05-12 21:01:16 +02:00
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.demand_accesses 12027 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 52334.244633 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 40121.709194 # average overall mshr miss latency
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.demand_hits 7089 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency 258426500 # number of demand (read+write) miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.demand_miss_rate 0.410576 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 4938 # number of demand (read+write) misses
2009-05-12 21:01:16 +02:00
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency 198121000 # number of demand (read+write) MSHR miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.demand_mshr_miss_rate 0.410576 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 4938 # number of demand (read+write) MSHR misses
2009-05-12 21:01:16 +02:00
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.occ_%::0 0.066327 # Average percentage of cache occupancy
system.cpu.l2cache.occ_%::1 0.000542 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 2173.408531 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 17.762817 # Average occupied blocks per context
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.overall_accesses 12027 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 52334.244633 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 40121.709194 # average overall mshr miss latency
2009-05-12 21:01:16 +02:00
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.overall_hits 7089 # number of overall hits
system.cpu.l2cache.overall_miss_latency 258426500 # number of overall miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.overall_miss_rate 0.410576 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 4938 # number of overall misses
2009-05-12 21:01:16 +02:00
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency 198121000 # number of overall MSHR miss cycles
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.overall_mshr_miss_rate 0.410576 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 4938 # number of overall MSHR misses
2009-05-12 21:01:16 +02:00
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements 0 # number of replacements
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.sampled_refs 3282 # Sample count of references to valid blocks.
2009-05-12 21:01:16 +02:00
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 2191.171348 # Cycle average of tags in use
2011-02-04 06:09:22 +01:00
system.cpu.l2cache.total_refs 7072 # Total number of references to valid blocks.
2009-05-12 21:01:16 +02:00
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 0 # number of writebacks
system.cpu.numCycles 81062559 # number of cpu cycles simulated
2011-02-08 04:23:13 +01:00
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.runCycles 74310080 # Number of cycles cpu stages are processed.
2009-05-12 21:01:16 +02:00
system.cpu.smtCommittedInsts 0 # Number of SMT Instructions Simulated (Per-Thread)
2010-02-01 00:31:14 +01:00
system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode
2009-05-12 21:01:16 +02:00
system.cpu.smt_cpi no_value # CPI: Total SMT-CPI
system.cpu.smt_ipc no_value # IPC: Total SMT-IPC
system.cpu.stage-0.idleCycles 27951091 # Number of cycles 0 instructions are processed.
system.cpu.stage-0.runCycles 53111468 # Number of cycles 1+ instructions are processed.
system.cpu.stage-0.utilization 65.519111 # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage-1.idleCycles 33262621 # Number of cycles 0 instructions are processed.
system.cpu.stage-1.runCycles 47799938 # Number of cycles 1+ instructions are processed.
system.cpu.stage-1.utilization 58.966727 # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage-2.idleCycles 32674404 # Number of cycles 0 instructions are processed.
system.cpu.stage-2.runCycles 48388155 # Number of cycles 1+ instructions are processed.
system.cpu.stage-2.utilization 59.692361 # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage-3.idleCycles 63236282 # Number of cycles 0 instructions are processed.
system.cpu.stage-3.runCycles 17826277 # Number of cycles 1+ instructions are processed.
system.cpu.stage-3.utilization 21.990765 # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage-4.idleCycles 26883065 # Number of cycles 0 instructions are processed.
system.cpu.stage-4.runCycles 54179494 # Number of cycles 1+ instructions are processed.
system.cpu.stage-4.utilization 66.836644 # Percentage of cycles stage was utilized (processing insts).
system.cpu.threadCycles 80607865 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.timesIdled 10786 # Number of times that the entire CPU went into an idle state and unscheduled itself
2009-05-12 21:01:16 +02:00
system.cpu.workload.PROG:num_syscalls 389 # Number of system calls
---------- End Simulation Statistics ----------