2006-07-19 22:07:25 +02:00
|
|
|
|
|
|
|
---------- Begin Simulation Statistics ----------
|
2010-02-25 19:08:41 +01:00
|
|
|
host_inst_rate 3013906 # Simulator instruction rate (inst/s)
|
|
|
|
host_mem_usage 181592 # Number of bytes of host memory used
|
2009-04-22 07:55:52 +02:00
|
|
|
host_seconds 0.17 # Real time elapsed on the host
|
2010-02-25 19:08:41 +01:00
|
|
|
host_tick_rate 1504585693 # Simulator tick rate (ticks/s)
|
2006-07-19 22:07:25 +02:00
|
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
2007-08-27 05:27:53 +02:00
|
|
|
sim_insts 500001 # Number of instructions simulated
|
2007-04-22 20:50:37 +02:00
|
|
|
sim_seconds 0.000250 # Number of seconds simulated
|
2007-08-27 05:27:53 +02:00
|
|
|
sim_ticks 250015500 # Number of ticks simulated
|
2009-04-09 07:21:30 +02:00
|
|
|
system.cpu.dtb.data_accesses 180793 # DTB accesses
|
|
|
|
system.cpu.dtb.data_acv 0 # DTB access violations
|
|
|
|
system.cpu.dtb.data_hits 180775 # DTB hits
|
|
|
|
system.cpu.dtb.data_misses 18 # DTB misses
|
|
|
|
system.cpu.dtb.fetch_accesses 0 # ITB accesses
|
|
|
|
system.cpu.dtb.fetch_acv 0 # ITB acv
|
|
|
|
system.cpu.dtb.fetch_hits 0 # ITB hits
|
|
|
|
system.cpu.dtb.fetch_misses 0 # ITB misses
|
2007-08-27 05:27:53 +02:00
|
|
|
system.cpu.dtb.read_accesses 124443 # DTB read accesses
|
|
|
|
system.cpu.dtb.read_acv 0 # DTB read access violations
|
|
|
|
system.cpu.dtb.read_hits 124435 # DTB read hits
|
|
|
|
system.cpu.dtb.read_misses 8 # DTB read misses
|
|
|
|
system.cpu.dtb.write_accesses 56350 # DTB write accesses
|
|
|
|
system.cpu.dtb.write_acv 0 # DTB write access violations
|
|
|
|
system.cpu.dtb.write_hits 56340 # DTB write hits
|
|
|
|
system.cpu.dtb.write_misses 10 # DTB write misses
|
2006-07-22 21:50:39 +02:00
|
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
2009-04-09 07:21:30 +02:00
|
|
|
system.cpu.itb.data_accesses 0 # DTB accesses
|
|
|
|
system.cpu.itb.data_acv 0 # DTB access violations
|
|
|
|
system.cpu.itb.data_hits 0 # DTB hits
|
|
|
|
system.cpu.itb.data_misses 0 # DTB misses
|
|
|
|
system.cpu.itb.fetch_accesses 500032 # ITB accesses
|
|
|
|
system.cpu.itb.fetch_acv 0 # ITB acv
|
|
|
|
system.cpu.itb.fetch_hits 500019 # ITB hits
|
|
|
|
system.cpu.itb.fetch_misses 13 # ITB misses
|
|
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
|
|
system.cpu.itb.read_acv 0 # DTB read access violations
|
|
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
|
|
system.cpu.itb.write_acv 0 # DTB write access violations
|
|
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
2006-07-22 21:50:39 +02:00
|
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
2007-08-27 05:27:53 +02:00
|
|
|
system.cpu.numCycles 500032 # number of cpu cycles simulated
|
|
|
|
system.cpu.num_insts 500001 # Number of instructions executed
|
|
|
|
system.cpu.num_refs 182222 # Number of memory references
|
2006-08-16 20:45:12 +02:00
|
|
|
system.cpu.workload.PROG:num_syscalls 18 # Number of system calls
|
2006-07-19 22:07:25 +02:00
|
|
|
|
|
|
|
---------- End Simulation Statistics ----------
|