2006-09-05 02:14:07 +02:00
|
|
|
from m5.params import *
|
2006-06-10 05:33:15 +02:00
|
|
|
from m5 import build_env
|
2006-04-23 00:45:01 +02:00
|
|
|
from BaseCPU import BaseCPU
|
|
|
|
|
|
|
|
|
|
class DerivOzoneCPU(BaseCPU):
|
|
|
|
|
type = 'DerivOzoneCPU'
|
|
|
|
|
|
|
|
|
|
numThreads = Param.Unsigned("number of HW thread contexts")
|
|
|
|
|
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
checker = Param.BaseCPU("Checker CPU")
|
2006-08-24 23:43:08 +02:00
|
|
|
if build_env['FULL_SYSTEM']:
|
|
|
|
|
profile = Param.Latency('0ns', "trace the kernel stack")
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
|
2006-07-08 00:24:13 +02:00
|
|
|
icache_port = Port("Instruction Port")
|
|
|
|
|
dcache_port = Port("Data Port")
|
|
|
|
|
|
2006-04-23 00:45:01 +02:00
|
|
|
width = Param.Unsigned("Width")
|
|
|
|
|
frontEndWidth = Param.Unsigned("Front end width")
|
2006-08-24 23:43:08 +02:00
|
|
|
frontEndLatency = Param.Unsigned("Front end latency")
|
2006-04-23 00:45:01 +02:00
|
|
|
backEndWidth = Param.Unsigned("Back end width")
|
|
|
|
|
backEndSquashLatency = Param.Unsigned("Back end squash latency")
|
|
|
|
|
backEndLatency = Param.Unsigned("Back end latency")
|
|
|
|
|
maxInstBufferSize = Param.Unsigned("Maximum instruction buffer size")
|
Fixes for ozone CPU to successfully boot and run linux.
cpu/base_dyn_inst.hh:
Remove snoop function (did not mean to commit it).
cpu/ozone/back_end_impl.hh:
Set instruction as having its result ready, not completed.
cpu/ozone/cpu.hh:
Fixes for store conditionals. Use an additional lock addr list to make sure that the access is valid. I don't know if this is fully necessary, but it gives me a peace of mind (at some performance cost).
Make sure to schedule for cycles(1) and not just 1 cycle in the future as tick = 1ps.
Also support the new Checker.
cpu/ozone/cpu_builder.cc:
Add parameter for maxOutstandingMemOps so it can be set through the config.
Also add in the checker. Right now it's a BaseCPU simobject, but that may change in the future.
cpu/ozone/cpu_impl.hh:
Add support for the checker. For now there's a dynamic cast to convert the simobject passed back from the builder to the proper Checker type. It's ugly, but only happens at startup, and is probably a justified use of dynamic cast.
Support switching out/taking over from other CPUs.
Correct indexing problem for float registers.
cpu/ozone/dyn_inst.hh:
Add ability for instructions to wait on memory instructions in addition to source register instructions. This is needed for memory dependence predictors and memory barriers.
cpu/ozone/dyn_inst_impl.hh:
Support waiting on memory operations.
Use "resultReady" to differentiate an instruction having its registers produced vs being totally completed.
cpu/ozone/front_end.hh:
Support switching out.
Also record if an interrupt is pending.
cpu/ozone/front_end_impl.hh:
Support switching out. Also support stalling the front end if an interrupt is pending.
cpu/ozone/lw_back_end.hh:
Add checker in.
Support switching out.
Support memory barriers.
cpu/ozone/lw_back_end_impl.hh:
Lots of changes to get things to work right.
Faults, traps, interrupts all wait until all stores have written back (important).
Memory barriers are supported, as is the general ability for instructions to be dependent on other memory instructions.
cpu/ozone/lw_lsq.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
cpu/ozone/lw_lsq_impl.hh:
Support switching out.
Also use store writeback events in all cases, not just dcache misses.
Support the checker CPU. Marks instructions as completed once the functional access is done (which has to be done for the checker to be able to verify results).
cpu/ozone/simple_params.hh:
Add max outstanding mem ops parameter.
python/m5/objects/OzoneCPU.py:
Add max outstanding mem ops, checker.
--HG--
extra : convert_revision : f4d408e1bb1f25836a097b6abe3856111e950c59
2006-05-12 01:18:36 +02:00
|
|
|
maxOutstandingMemOps = Param.Unsigned("Maximum number of outstanding memory operations")
|
2006-04-23 00:45:01 +02:00
|
|
|
decodeToFetchDelay = Param.Unsigned("Decode to fetch delay")
|
|
|
|
|
renameToFetchDelay = Param.Unsigned("Rename to fetch delay")
|
|
|
|
|
iewToFetchDelay = Param.Unsigned("Issue/Execute/Writeback to fetch "
|
|
|
|
|
"delay")
|
|
|
|
|
commitToFetchDelay = Param.Unsigned("Commit to fetch delay")
|
|
|
|
|
fetchWidth = Param.Unsigned("Fetch width")
|
|
|
|
|
|
|
|
|
|
renameToDecodeDelay = Param.Unsigned("Rename to decode delay")
|
|
|
|
|
iewToDecodeDelay = Param.Unsigned("Issue/Execute/Writeback to decode "
|
|
|
|
|
"delay")
|
|
|
|
|
commitToDecodeDelay = Param.Unsigned("Commit to decode delay")
|
|
|
|
|
fetchToDecodeDelay = Param.Unsigned("Fetch to decode delay")
|
|
|
|
|
decodeWidth = Param.Unsigned("Decode width")
|
|
|
|
|
|
|
|
|
|
iewToRenameDelay = Param.Unsigned("Issue/Execute/Writeback to rename "
|
|
|
|
|
"delay")
|
|
|
|
|
commitToRenameDelay = Param.Unsigned("Commit to rename delay")
|
|
|
|
|
decodeToRenameDelay = Param.Unsigned("Decode to rename delay")
|
|
|
|
|
renameWidth = Param.Unsigned("Rename width")
|
|
|
|
|
|
|
|
|
|
commitToIEWDelay = Param.Unsigned("Commit to "
|
|
|
|
|
"Issue/Execute/Writeback delay")
|
|
|
|
|
renameToIEWDelay = Param.Unsigned("Rename to "
|
|
|
|
|
"Issue/Execute/Writeback delay")
|
|
|
|
|
issueToExecuteDelay = Param.Unsigned("Issue to execute delay (internal "
|
|
|
|
|
"to the IEW stage)")
|
|
|
|
|
issueWidth = Param.Unsigned("Issue width")
|
|
|
|
|
executeWidth = Param.Unsigned("Execute width")
|
|
|
|
|
executeIntWidth = Param.Unsigned("Integer execute width")
|
|
|
|
|
executeFloatWidth = Param.Unsigned("Floating point execute width")
|
|
|
|
|
executeBranchWidth = Param.Unsigned("Branch execute width")
|
|
|
|
|
executeMemoryWidth = Param.Unsigned("Memory execute width")
|
|
|
|
|
|
|
|
|
|
iewToCommitDelay = Param.Unsigned("Issue/Execute/Writeback to commit "
|
|
|
|
|
"delay")
|
|
|
|
|
renameToROBDelay = Param.Unsigned("Rename to reorder buffer delay")
|
|
|
|
|
commitWidth = Param.Unsigned("Commit width")
|
|
|
|
|
squashWidth = Param.Unsigned("Squash width")
|
|
|
|
|
|
2006-05-25 23:01:48 +02:00
|
|
|
predType = Param.String("Type of branch predictor ('local', 'tournament')")
|
2006-04-23 00:45:01 +02:00
|
|
|
localPredictorSize = Param.Unsigned("Size of local predictor")
|
|
|
|
|
localCtrBits = Param.Unsigned("Bits per counter")
|
|
|
|
|
localHistoryTableSize = Param.Unsigned("Size of local history table")
|
|
|
|
|
localHistoryBits = Param.Unsigned("Bits for the local history")
|
|
|
|
|
globalPredictorSize = Param.Unsigned("Size of global predictor")
|
|
|
|
|
globalCtrBits = Param.Unsigned("Bits per counter")
|
|
|
|
|
globalHistoryBits = Param.Unsigned("Bits of history")
|
|
|
|
|
choicePredictorSize = Param.Unsigned("Size of choice predictor")
|
|
|
|
|
choiceCtrBits = Param.Unsigned("Bits of choice counters")
|
|
|
|
|
|
|
|
|
|
BTBEntries = Param.Unsigned("Number of BTB entries")
|
|
|
|
|
BTBTagSize = Param.Unsigned("Size of the BTB tags, in bits")
|
|
|
|
|
|
|
|
|
|
RASSize = Param.Unsigned("RAS size")
|
|
|
|
|
|
|
|
|
|
LQEntries = Param.Unsigned("Number of load queue entries")
|
|
|
|
|
SQEntries = Param.Unsigned("Number of store queue entries")
|
2006-08-24 23:43:08 +02:00
|
|
|
lsqLimits = Param.Bool(True, "LSQ size limits dispatch")
|
2006-04-23 00:45:01 +02:00
|
|
|
LFSTSize = Param.Unsigned("Last fetched store table size")
|
|
|
|
|
SSITSize = Param.Unsigned("Store set ID table size")
|
|
|
|
|
|
|
|
|
|
numPhysIntRegs = Param.Unsigned("Number of physical integer registers")
|
|
|
|
|
numPhysFloatRegs = Param.Unsigned("Number of physical floating point "
|
|
|
|
|
"registers")
|
|
|
|
|
numIQEntries = Param.Unsigned("Number of instruction queue entries")
|
|
|
|
|
numROBEntries = Param.Unsigned("Number of reorder buffer entries")
|
|
|
|
|
|
|
|
|
|
instShiftAmt = Param.Unsigned("Number of bits to shift instructions by")
|
|
|
|
|
|
|
|
|
|
function_trace = Param.Bool(False, "Enable function trace")
|
|
|
|
|
function_trace_start = Param.Tick(0, "Cycle to start function trace")
|
