2009-07-09 08:02:20 +02:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2009 The Regents of The University of Michigan
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions are
|
|
|
|
* met: redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer;
|
|
|
|
* redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution;
|
|
|
|
* neither the name of the copyright holders nor the names of its
|
|
|
|
* contributors may be used to endorse or promote products derived from
|
|
|
|
* this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
* Authors: Gabe Black
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __ARCH_ARM_ISA_HH__
|
|
|
|
#define __ARCH_MRM_ISA_HH__
|
|
|
|
|
2009-07-10 05:28:27 +02:00
|
|
|
#include "arch/arm/registers.hh"
|
2009-07-09 08:02:20 +02:00
|
|
|
#include "arch/arm/types.hh"
|
|
|
|
|
2009-07-10 05:28:27 +02:00
|
|
|
class ThreadContext;
|
2009-07-09 08:02:20 +02:00
|
|
|
class Checkpoint;
|
|
|
|
class EventManager;
|
|
|
|
|
|
|
|
namespace ArmISA
|
|
|
|
{
|
|
|
|
class ISA
|
|
|
|
{
|
|
|
|
protected:
|
2009-07-10 05:28:27 +02:00
|
|
|
MiscReg miscRegs[NumMiscRegs];
|
2009-11-08 09:07:49 +01:00
|
|
|
const IntRegIndex *intRegMap;
|
|
|
|
|
|
|
|
void
|
|
|
|
updateRegMap(CPSR cpsr)
|
|
|
|
{
|
|
|
|
switch (cpsr.mode) {
|
|
|
|
case MODE_USER:
|
|
|
|
case MODE_SYSTEM:
|
|
|
|
intRegMap = IntRegUsrMap;
|
|
|
|
break;
|
|
|
|
case MODE_FIQ:
|
|
|
|
intRegMap = IntRegFiqMap;
|
|
|
|
break;
|
|
|
|
case MODE_IRQ:
|
|
|
|
intRegMap = IntRegIrqMap;
|
|
|
|
break;
|
|
|
|
case MODE_SVC:
|
|
|
|
intRegMap = IntRegSvcMap;
|
|
|
|
break;
|
2009-11-08 11:01:02 +01:00
|
|
|
case MODE_MON:
|
|
|
|
intRegMap = IntRegMonMap;
|
|
|
|
break;
|
2009-11-08 09:07:49 +01:00
|
|
|
case MODE_ABORT:
|
|
|
|
intRegMap = IntRegAbtMap;
|
|
|
|
break;
|
|
|
|
case MODE_UNDEFINED:
|
|
|
|
intRegMap = IntRegUndMap;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
panic("Unrecognized mode setting in CPSR.\n");
|
|
|
|
}
|
|
|
|
}
|
2009-07-09 08:02:20 +02:00
|
|
|
|
|
|
|
public:
|
2009-07-10 05:28:27 +02:00
|
|
|
void clear()
|
|
|
|
{
|
2009-07-27 09:52:48 +02:00
|
|
|
memset(miscRegs, 0, sizeof(miscRegs));
|
|
|
|
CPSR cpsr = 0;
|
2009-11-08 09:54:32 +01:00
|
|
|
cpsr.mode = MODE_USER;
|
2009-07-27 09:52:48 +02:00
|
|
|
miscRegs[MISCREG_CPSR] = cpsr;
|
2009-11-08 09:07:49 +01:00
|
|
|
updateRegMap(cpsr);
|
2009-11-11 05:34:38 +01:00
|
|
|
|
|
|
|
SCTLR sctlr = 0;
|
|
|
|
sctlr.nmfi = 1;
|
|
|
|
sctlr.rao1 = 1;
|
|
|
|
sctlr.rao2 = 1;
|
|
|
|
sctlr.rao3 = 1;
|
|
|
|
sctlr.rao4 = 1;
|
|
|
|
|
2009-07-27 09:52:48 +02:00
|
|
|
//XXX We need to initialize the rest of the state.
|
2009-07-10 05:28:27 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
MiscReg
|
|
|
|
readMiscRegNoEffect(int misc_reg)
|
|
|
|
{
|
|
|
|
assert(misc_reg < NumMiscRegs);
|
|
|
|
return miscRegs[misc_reg];
|
|
|
|
}
|
|
|
|
|
|
|
|
MiscReg
|
|
|
|
readMiscReg(int misc_reg, ThreadContext *tc)
|
|
|
|
{
|
|
|
|
assert(misc_reg < NumMiscRegs);
|
|
|
|
return miscRegs[misc_reg];
|
|
|
|
}
|
2009-07-09 08:02:20 +02:00
|
|
|
|
2009-07-10 05:28:27 +02:00
|
|
|
void
|
|
|
|
setMiscRegNoEffect(int misc_reg, const MiscReg &val)
|
|
|
|
{
|
|
|
|
assert(misc_reg < NumMiscRegs);
|
|
|
|
miscRegs[misc_reg] = val;
|
|
|
|
}
|
2009-07-09 08:02:20 +02:00
|
|
|
|
2009-07-10 05:28:27 +02:00
|
|
|
void
|
|
|
|
setMiscReg(int misc_reg, const MiscReg &val, ThreadContext *tc)
|
|
|
|
{
|
2009-11-08 09:07:49 +01:00
|
|
|
if (misc_reg == MISCREG_CPSR) {
|
|
|
|
updateRegMap(val);
|
|
|
|
}
|
2009-07-10 05:28:27 +02:00
|
|
|
assert(misc_reg < NumMiscRegs);
|
|
|
|
miscRegs[misc_reg] = val;
|
|
|
|
}
|
2009-07-09 08:02:20 +02:00
|
|
|
|
|
|
|
int
|
|
|
|
flattenIntIndex(int reg)
|
|
|
|
{
|
2009-11-08 09:07:49 +01:00
|
|
|
assert(reg >= 0);
|
|
|
|
if (reg < NUM_ARCH_INTREGS) {
|
|
|
|
return intRegMap[reg];
|
2009-11-09 00:49:03 +01:00
|
|
|
} else if (reg < NUM_INTREGS) {
|
|
|
|
return reg;
|
2009-11-08 09:07:49 +01:00
|
|
|
} else {
|
2009-11-09 00:49:03 +01:00
|
|
|
reg -= NUM_INTREGS;
|
|
|
|
assert(reg < NUM_ARCH_INTREGS);
|
2009-11-08 09:07:49 +01:00
|
|
|
return reg;
|
|
|
|
}
|
2009-07-09 08:02:20 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
int
|
|
|
|
flattenFloatIndex(int reg)
|
|
|
|
{
|
|
|
|
return reg;
|
|
|
|
}
|
|
|
|
|
2009-10-17 10:13:41 +02:00
|
|
|
void serialize(EventManager *em, std::ostream &os)
|
2009-07-10 05:28:27 +02:00
|
|
|
{}
|
2009-10-17 10:13:41 +02:00
|
|
|
void unserialize(EventManager *em, Checkpoint *cp,
|
|
|
|
const std::string §ion)
|
2009-07-10 05:28:27 +02:00
|
|
|
{}
|
2009-07-09 08:02:20 +02:00
|
|
|
|
|
|
|
ISA()
|
|
|
|
{
|
|
|
|
clear();
|
|
|
|
}
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif
|