2008-07-22 23:00:18 +02:00
|
|
|
M5 Simulator System
|
|
|
|
|
|
|
|
|
|
Copyright (c) 2001-2008
|
|
|
|
|
The Regents of The University of Michigan
|
|
|
|
|
All Rights Reserved
|
|
|
|
|
|
|
|
|
|
|
2011-02-07 07:14:23 +01:00
|
|
|
M5 compiled Feb 6 2011 15:23:54
|
|
|
|
|
M5 revision b885adc82ab4+ 7924+ default tip qtip brad/regress_updates
|
|
|
|
|
M5 started Feb 6 2011 20:47:21
|
|
|
|
|
M5 executing on SC2B0617
|
|
|
|
|
command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/quick/02.insttest/sparc/linux/simple-timing -re tests/run.py build/SPARC_SE/tests/fast/quick/02.insttest/sparc/linux/simple-timing
|
2008-07-22 23:00:18 +02:00
|
|
|
Global frequency set at 1000000000000 ticks per second
|
2008-11-06 17:11:42 +01:00
|
|
|
info: Entering event queue @ 0. Starting simulation...
|
2007-04-09 09:52:15 +02:00
|
|
|
Begining test of difficult SPARC instructions...
|
|
|
|
|
LDSTUB: Passed
|
|
|
|
|
SWAP: Passed
|
|
|
|
|
CAS FAIL: Passed
|
|
|
|
|
CAS WORK: Passed
|
|
|
|
|
CASX FAIL: Passed
|
|
|
|
|
CASX WORK: Passed
|
|
|
|
|
LDTX: Passed
|
|
|
|
|
LDTW: Passed
|
|
|
|
|
STTW: Passed
|
|
|
|
|
Done
|
2010-09-09 20:40:19 +02:00
|
|
|
Exiting @ tick 41800000 because target called exit()
|
