sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
gem5/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/simout

13 lines
726 B
Text
Raw Normal View History

ARM: Add some MP regressions and clean up the disk images and kernels a bit
2011-08-19 22:08:09 +02:00
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
Stats: Updates due to bus changes This patch bumps all the stats to reflect the bus changes, i.e. the introduction of the state variable, the division into a request and response layer, and the new default bus width of 8 bytes.
2012-07-09 18:35:41 +02:00
gem5 compiled Jul 2 2012 09:08:16
gem5 started Jul 2 2012 15:21:03
all: Update stats for memory per master and total fix.
2012-06-05 07:23:16 +02:00
gem5 executing on zizzer
Stats: Update stats for RAS and LRU fixes.
2012-06-29 17:19:03 +02:00
command line: build/ARM/gem5.fast -d build/ARM/tests/fast/quick/fs/10.linux-boot/arm/linux/realview-simple-timing-dual -re tests/run.py build/ARM/tests/fast/quick/fs/10.linux-boot/arm/linux/realview-simple-timing-dual
ARM: Add some MP regressions and clean up the disk images and kernels a bit
2011-08-19 22:08:09 +02:00
Global frequency set at 1000000000000 ticks per second
all: Update stats for memory per master and total fix.
2012-06-05 07:23:16 +02:00
info: kernel located at: /dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
ARM: Add some MP regressions and clean up the disk images and kernels a bit
2011-08-19 22:08:09 +02:00
info: Using bootloader at address 0x80000000
info: Entering event queue @ 0. Starting simulation...
Stats: Updates due to bus changes This patch bumps all the stats to reflect the bus changes, i.e. the introduction of the state variable, the division into a request and response layer, and the new default bus width of 8 bytes.
2012-07-09 18:35:41 +02:00
Exiting @ tick 1171612619000 because m5_exit instruction encountered
Reference in a new issue Copy permalink