255 lines
28 KiB
Text
255 lines
28 KiB
Text
|
|
---------- Begin Simulation Statistics ----------
|
|
host_inst_rate 2583171 # Simulator instruction rate (inst/s)
|
|
host_mem_usage 210032 # Number of bytes of host memory used
|
|
host_seconds 154.33 # Real time elapsed on the host
|
|
host_tick_rate 3676130341 # Simulator tick rate (ticks/s)
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
sim_insts 398664609 # Number of instructions simulated
|
|
sim_seconds 0.567343 # Number of seconds simulated
|
|
sim_ticks 567343170000 # Number of ticks simulated
|
|
system.cpu.dcache.ReadReq_accesses 94754490 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.dcache.ReadReq_avg_miss_latency 50827.368421 # average ReadReq miss latency
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 47827.368421 # average ReadReq mshr miss latency
|
|
system.cpu.dcache.ReadReq_hits 94753540 # number of ReadReq hits
|
|
system.cpu.dcache.ReadReq_miss_latency 48286000 # number of ReadReq miss cycles
|
|
system.cpu.dcache.ReadReq_miss_rate 0.000010 # miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_misses 950 # number of ReadReq misses
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency 45436000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate 0.000010 # mshr miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_mshr_misses 950 # number of ReadReq MSHR misses
|
|
system.cpu.dcache.WriteReq_accesses 73520730 # number of WriteReq accesses(hits+misses)
|
|
system.cpu.dcache.WriteReq_avg_miss_latency 55212.991880 # average WriteReq miss latency
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 52212.991880 # average WriteReq mshr miss latency
|
|
system.cpu.dcache.WriteReq_hits 73517528 # number of WriteReq hits
|
|
system.cpu.dcache.WriteReq_miss_latency 176792000 # number of WriteReq miss cycles
|
|
system.cpu.dcache.WriteReq_miss_rate 0.000044 # miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_misses 3202 # number of WriteReq misses
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency 167186000 # number of WriteReq MSHR miss cycles
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate 0.000044 # mshr miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_mshr_misses 3202 # number of WriteReq MSHR misses
|
|
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
system.cpu.dcache.avg_refs 40527.713873 # Average number of references to valid blocks.
|
|
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.dcache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.dcache.demand_accesses 168275220 # number of demand (read+write) accesses
|
|
system.cpu.dcache.demand_avg_miss_latency 54209.537572 # average overall miss latency
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency 51209.537572 # average overall mshr miss latency
|
|
system.cpu.dcache.demand_hits 168271068 # number of demand (read+write) hits
|
|
system.cpu.dcache.demand_miss_latency 225078000 # number of demand (read+write) miss cycles
|
|
system.cpu.dcache.demand_miss_rate 0.000025 # miss rate for demand accesses
|
|
system.cpu.dcache.demand_misses 4152 # number of demand (read+write) misses
|
|
system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
|
system.cpu.dcache.demand_mshr_miss_latency 212622000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.dcache.demand_mshr_miss_rate 0.000025 # mshr miss rate for demand accesses
|
|
system.cpu.dcache.demand_mshr_misses 4152 # number of demand (read+write) MSHR misses
|
|
system.cpu.dcache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.dcache.occ_blocks::0 3288.912598 # Average occupied blocks per context
|
|
system.cpu.dcache.occ_percent::0 0.802957 # Average percentage of cache occupancy
|
|
system.cpu.dcache.overall_accesses 168275220 # number of overall (read+write) accesses
|
|
system.cpu.dcache.overall_avg_miss_latency 54209.537572 # average overall miss latency
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency 51209.537572 # average overall mshr miss latency
|
|
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
|
system.cpu.dcache.overall_hits 168271068 # number of overall hits
|
|
system.cpu.dcache.overall_miss_latency 225078000 # number of overall miss cycles
|
|
system.cpu.dcache.overall_miss_rate 0.000025 # miss rate for overall accesses
|
|
system.cpu.dcache.overall_misses 4152 # number of overall misses
|
|
system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits
|
|
system.cpu.dcache.overall_mshr_miss_latency 212622000 # number of overall MSHR miss cycles
|
|
system.cpu.dcache.overall_mshr_miss_rate 0.000025 # mshr miss rate for overall accesses
|
|
system.cpu.dcache.overall_mshr_misses 4152 # number of overall MSHR misses
|
|
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
system.cpu.dcache.replacements 764 # number of replacements
|
|
system.cpu.dcache.sampled_refs 4152 # Sample count of references to valid blocks.
|
|
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
|
system.cpu.dcache.tagsinuse 3288.912598 # Cycle average of tags in use
|
|
system.cpu.dcache.total_refs 168271068 # Total number of references to valid blocks.
|
|
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.dcache.writebacks 649 # number of writebacks
|
|
system.cpu.dtb.data_accesses 168275276 # DTB accesses
|
|
system.cpu.dtb.data_acv 0 # DTB access violations
|
|
system.cpu.dtb.data_hits 168275220 # DTB hits
|
|
system.cpu.dtb.data_misses 56 # DTB misses
|
|
system.cpu.dtb.fetch_accesses 0 # ITB accesses
|
|
system.cpu.dtb.fetch_acv 0 # ITB acv
|
|
system.cpu.dtb.fetch_hits 0 # ITB hits
|
|
system.cpu.dtb.fetch_misses 0 # ITB misses
|
|
system.cpu.dtb.read_accesses 94754511 # DTB read accesses
|
|
system.cpu.dtb.read_acv 0 # DTB read access violations
|
|
system.cpu.dtb.read_hits 94754490 # DTB read hits
|
|
system.cpu.dtb.read_misses 21 # DTB read misses
|
|
system.cpu.dtb.write_accesses 73520765 # DTB write accesses
|
|
system.cpu.dtb.write_acv 0 # DTB write access violations
|
|
system.cpu.dtb.write_hits 73520730 # DTB write hits
|
|
system.cpu.dtb.write_misses 35 # DTB write misses
|
|
system.cpu.icache.ReadReq_accesses 398664666 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.icache.ReadReq_avg_miss_latency 50648.516199 # average ReadReq miss latency
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency 47648.516199 # average ReadReq mshr miss latency
|
|
system.cpu.icache.ReadReq_hits 398660993 # number of ReadReq hits
|
|
system.cpu.icache.ReadReq_miss_latency 186032000 # number of ReadReq miss cycles
|
|
system.cpu.icache.ReadReq_miss_rate 0.000009 # miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_misses 3673 # number of ReadReq misses
|
|
system.cpu.icache.ReadReq_mshr_miss_latency 175013000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.icache.ReadReq_mshr_miss_rate 0.000009 # mshr miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_mshr_misses 3673 # number of ReadReq MSHR misses
|
|
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
system.cpu.icache.avg_refs 108538.250204 # Average number of references to valid blocks.
|
|
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.icache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.icache.demand_accesses 398664666 # number of demand (read+write) accesses
|
|
system.cpu.icache.demand_avg_miss_latency 50648.516199 # average overall miss latency
|
|
system.cpu.icache.demand_avg_mshr_miss_latency 47648.516199 # average overall mshr miss latency
|
|
system.cpu.icache.demand_hits 398660993 # number of demand (read+write) hits
|
|
system.cpu.icache.demand_miss_latency 186032000 # number of demand (read+write) miss cycles
|
|
system.cpu.icache.demand_miss_rate 0.000009 # miss rate for demand accesses
|
|
system.cpu.icache.demand_misses 3673 # number of demand (read+write) misses
|
|
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
|
system.cpu.icache.demand_mshr_miss_latency 175013000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.icache.demand_mshr_miss_rate 0.000009 # mshr miss rate for demand accesses
|
|
system.cpu.icache.demand_mshr_misses 3673 # number of demand (read+write) MSHR misses
|
|
system.cpu.icache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.icache.occ_blocks::0 1795.131074 # Average occupied blocks per context
|
|
system.cpu.icache.occ_percent::0 0.876529 # Average percentage of cache occupancy
|
|
system.cpu.icache.overall_accesses 398664666 # number of overall (read+write) accesses
|
|
system.cpu.icache.overall_avg_miss_latency 50648.516199 # average overall miss latency
|
|
system.cpu.icache.overall_avg_mshr_miss_latency 47648.516199 # average overall mshr miss latency
|
|
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
|
system.cpu.icache.overall_hits 398660993 # number of overall hits
|
|
system.cpu.icache.overall_miss_latency 186032000 # number of overall miss cycles
|
|
system.cpu.icache.overall_miss_rate 0.000009 # miss rate for overall accesses
|
|
system.cpu.icache.overall_misses 3673 # number of overall misses
|
|
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
|
|
system.cpu.icache.overall_mshr_miss_latency 175013000 # number of overall MSHR miss cycles
|
|
system.cpu.icache.overall_mshr_miss_rate 0.000009 # mshr miss rate for overall accesses
|
|
system.cpu.icache.overall_mshr_misses 3673 # number of overall MSHR misses
|
|
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
system.cpu.icache.replacements 1769 # number of replacements
|
|
system.cpu.icache.sampled_refs 3673 # Sample count of references to valid blocks.
|
|
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
|
system.cpu.icache.tagsinuse 1795.131074 # Cycle average of tags in use
|
|
system.cpu.icache.total_refs 398660993 # Total number of references to valid blocks.
|
|
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.icache.writebacks 0 # number of writebacks
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
|
system.cpu.itb.data_accesses 0 # DTB accesses
|
|
system.cpu.itb.data_acv 0 # DTB access violations
|
|
system.cpu.itb.data_hits 0 # DTB hits
|
|
system.cpu.itb.data_misses 0 # DTB misses
|
|
system.cpu.itb.fetch_accesses 398664839 # ITB accesses
|
|
system.cpu.itb.fetch_acv 0 # ITB acv
|
|
system.cpu.itb.fetch_hits 398664666 # ITB hits
|
|
system.cpu.itb.fetch_misses 173 # ITB misses
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
system.cpu.itb.read_acv 0 # DTB read access violations
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
system.cpu.itb.write_acv 0 # DTB write access violations
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
|
system.cpu.l2cache.ReadExReq_accesses 3202 # number of ReadExReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency 52000 # average ReadExReq miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40000 # average ReadExReq mshr miss latency
|
|
system.cpu.l2cache.ReadExReq_hits 60 # number of ReadExReq hits
|
|
system.cpu.l2cache.ReadExReq_miss_latency 163384000 # number of ReadExReq miss cycles
|
|
system.cpu.l2cache.ReadExReq_miss_rate 0.981262 # miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_misses 3142 # number of ReadExReq misses
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency 125680000 # number of ReadExReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.981262 # mshr miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_mshr_misses 3142 # number of ReadExReq MSHR misses
|
|
system.cpu.l2cache.ReadReq_accesses 4623 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadReq_avg_miss_latency 52000 # average ReadReq miss latency
|
|
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40000 # average ReadReq mshr miss latency
|
|
system.cpu.l2cache.ReadReq_hits 585 # number of ReadReq hits
|
|
system.cpu.l2cache.ReadReq_miss_latency 209976000 # number of ReadReq miss cycles
|
|
system.cpu.l2cache.ReadReq_miss_rate 0.873459 # miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadReq_misses 4038 # number of ReadReq misses
|
|
system.cpu.l2cache.ReadReq_mshr_miss_latency 161520000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.873459 # mshr miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadReq_mshr_misses 4038 # number of ReadReq MSHR misses
|
|
system.cpu.l2cache.Writeback_accesses 649 # number of Writeback accesses(hits+misses)
|
|
system.cpu.l2cache.Writeback_hits 649 # number of Writeback hits
|
|
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
system.cpu.l2cache.avg_refs 0.143482 # Average number of references to valid blocks.
|
|
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.l2cache.demand_accesses 7825 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.demand_avg_miss_latency 52000 # average overall miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency 40000 # average overall mshr miss latency
|
|
system.cpu.l2cache.demand_hits 645 # number of demand (read+write) hits
|
|
system.cpu.l2cache.demand_miss_latency 373360000 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.demand_miss_rate 0.917572 # miss rate for demand accesses
|
|
system.cpu.l2cache.demand_misses 7180 # number of demand (read+write) misses
|
|
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
|
system.cpu.l2cache.demand_mshr_miss_latency 287200000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_rate 0.917572 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.demand_mshr_misses 7180 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.l2cache.occ_blocks::0 3397.175455 # Average occupied blocks per context
|
|
system.cpu.l2cache.occ_blocks::1 371.536808 # Average occupied blocks per context
|
|
system.cpu.l2cache.occ_percent::0 0.103674 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.occ_percent::1 0.011338 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.overall_accesses 7825 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.overall_avg_miss_latency 52000 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
|
system.cpu.l2cache.overall_hits 645 # number of overall hits
|
|
system.cpu.l2cache.overall_miss_latency 373360000 # number of overall miss cycles
|
|
system.cpu.l2cache.overall_miss_rate 0.917572 # miss rate for overall accesses
|
|
system.cpu.l2cache.overall_misses 7180 # number of overall misses
|
|
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
|
|
system.cpu.l2cache.overall_mshr_miss_latency 287200000 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_rate 0.917572 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.overall_mshr_misses 7180 # number of overall MSHR misses
|
|
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
system.cpu.l2cache.replacements 13 # number of replacements
|
|
system.cpu.l2cache.sampled_refs 4572 # Sample count of references to valid blocks.
|
|
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
|
system.cpu.l2cache.tagsinuse 3768.712262 # Cycle average of tags in use
|
|
system.cpu.l2cache.total_refs 656 # Total number of references to valid blocks.
|
|
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.l2cache.writebacks 0 # number of writebacks
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
|
system.cpu.numCycles 1134686340 # number of cpu cycles simulated
|
|
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
|
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
|
system.cpu.num_busy_cycles 1134686340 # Number of busy cycles
|
|
system.cpu.num_conditional_control_insts 25997790 # number of instructions that are conditional controls
|
|
system.cpu.num_fp_alu_accesses 155295119 # Number of float alu accesses
|
|
system.cpu.num_fp_insts 155295119 # number of float instructions
|
|
system.cpu.num_fp_register_reads 151776196 # number of times the floating registers were read
|
|
system.cpu.num_fp_register_writes 100196481 # number of times the floating registers were written
|
|
system.cpu.num_func_calls 16015498 # number of times a function call or return occured
|
|
system.cpu.num_idle_cycles 0 # Number of idle cycles
|
|
system.cpu.num_insts 398664609 # Number of instructions executed
|
|
system.cpu.num_int_alu_accesses 316365921 # Number of integer alu accesses
|
|
system.cpu.num_int_insts 316365921 # number of integer instructions
|
|
system.cpu.num_int_register_reads 372938779 # number of times the integer registers were read
|
|
system.cpu.num_int_register_writes 159335870 # number of times the integer registers were written
|
|
system.cpu.num_load_insts 94754511 # Number of load instructions
|
|
system.cpu.num_mem_refs 168275276 # number of memory refs
|
|
system.cpu.num_store_insts 73520765 # Number of store instructions
|
|
system.cpu.workload.num_syscalls 215 # Number of system calls
|
|
|
|
---------- End Simulation Statistics ----------
|