fbc1feb39a
Apparently only stats.txt was updated the last time, so this changeset updates other reference output files (config.ini, simout, simerr, ruby.stats) so that test output diffs should not be cluttered with irrelevant changes. There are a few stats.txt updates too, but they are in the minority.
117 lines
2.2 KiB
INI
117 lines
2.2 KiB
INI
[root]
|
|
type=Root
|
|
children=system
|
|
full_system=false
|
|
time_sync_enable=false
|
|
time_sync_period=100000000000
|
|
time_sync_spin_threshold=100000000
|
|
|
|
[system]
|
|
type=System
|
|
children=clk_domain cpu membus monitor physmem
|
|
boot_osflags=a
|
|
cache_line_size=64
|
|
clk_domain=system.clk_domain
|
|
init_param=0
|
|
kernel=
|
|
load_addr_mask=1099511627775
|
|
mem_mode=timing
|
|
mem_ranges=
|
|
memories=system.physmem
|
|
num_work_ids=16
|
|
readfile=
|
|
symbolfile=
|
|
work_begin_ckpt_count=0
|
|
work_begin_cpu_id_exit=-1
|
|
work_begin_exit_count=0
|
|
work_cpus_ckpt_count=0
|
|
work_end_ckpt_count=0
|
|
work_end_exit_count=0
|
|
work_item_id=-1
|
|
system_port=system.membus.slave[1]
|
|
|
|
[system.clk_domain]
|
|
type=SrcClockDomain
|
|
children=voltage_domain
|
|
clock=1000
|
|
voltage_domain=system.clk_domain.voltage_domain
|
|
|
|
[system.clk_domain.voltage_domain]
|
|
type=VoltageDomain
|
|
voltage=1.000000
|
|
|
|
[system.cpu]
|
|
type=TrafficGen
|
|
clk_domain=system.clk_domain
|
|
config_file=tests/quick/se/70.tgen/tgen-simple-dram.cfg
|
|
elastic_req=false
|
|
system=system
|
|
port=system.monitor.slave
|
|
|
|
[system.membus]
|
|
type=NoncoherentBus
|
|
clk_domain=system.clk_domain
|
|
header_cycles=1
|
|
use_default_range=false
|
|
width=16
|
|
master=system.physmem.port
|
|
slave=system.monitor.master system.system_port
|
|
|
|
[system.monitor]
|
|
type=CommMonitor
|
|
bandwidth_bins=20
|
|
burst_length_bins=20
|
|
clk_domain=system.clk_domain
|
|
disable_addr_dists=true
|
|
disable_bandwidth_hists=false
|
|
disable_burst_length_hists=false
|
|
disable_itt_dists=false
|
|
disable_latency_hists=false
|
|
disable_outstanding_hists=false
|
|
disable_transaction_hists=false
|
|
itt_bins=20
|
|
itt_max_bin=100000
|
|
latency_bins=20
|
|
outstanding_bins=20
|
|
read_addr_mask=18446744073709551615
|
|
sample_period=1000000000
|
|
trace_file=
|
|
transaction_bins=20
|
|
write_addr_mask=18446744073709551615
|
|
master=system.membus.slave[0]
|
|
slave=system.cpu.port
|
|
|
|
[system.physmem]
|
|
type=SimpleDRAM
|
|
activation_limit=4
|
|
addr_mapping=RaBaChCo
|
|
banks_per_rank=8
|
|
burst_length=8
|
|
channels=1
|
|
clk_domain=system.clk_domain
|
|
conf_table_reported=true
|
|
device_bus_width=8
|
|
device_rowbuffer_size=1024
|
|
devices_per_rank=8
|
|
in_addr_map=true
|
|
mem_sched_policy=frfcfs
|
|
null=false
|
|
page_policy=open
|
|
range=0:134217727
|
|
ranks_per_channel=2
|
|
read_buffer_size=32
|
|
static_backend_latency=10000
|
|
static_frontend_latency=10000
|
|
tBURST=5000
|
|
tCL=13750
|
|
tRCD=13750
|
|
tREFI=7800000
|
|
tRFC=300000
|
|
tRP=13750
|
|
tWTR=7500
|
|
tXAW=40000
|
|
write_buffer_size=32
|
|
write_thresh_perc=70
|
|
port=system.membus.master[0]
|
|
|