gem5/python/m5/objects
Nathan Binkert b7b8ffa7b7 Major changes to sinic device model. Rearrage read/write, better
interrupts.

dev/sinic.cc:
    - The prepareRead function sets all the variables in the register
    file that depend on various state bits that change on the fly.
    Includes RxDone, RxWait, TxDone, and TxWait
    - Use the new register information accessor functions to grab
    validity and size information for the read and write functions
    - read all registers directly from the register space by offset
    and size, not by actual name (less code)
    - The side effect of reading the interrupt status (clearing it) now
    happens outside the actual chunk of code where the value is loaded.
    - Add an iprRead function for when we may want speculative access
    to device registers through an ipr or special instruction.
    - When RxData or TxData are written, their busy flag is set to
    indicate that they have an outstanding transaction.
    - The RxHigh and TxLow interrupts are special, they only interrupt
    if the rxEmpty or txFull limits were hit
    - Move reset to the command register
    - Update more registers on reset, clear rxEmpty and txFull
    - Data dumps only happen if EthernetData trace flag set
    - When a DMA completes, kick the other engine if it was waiting
    - implement all of the new interrupts
    - serialize the new stuff
dev/sinic.hh:
    - Put all registers with their proper size and alignment into
    the regs struct so that we can copy multiple at a time.
    - Provide accessor functions for accessing the registers with
    different sizes.
    - Flags to track when the rx fifo hit empty and the tx fifo became
    full.  These flags are used to determine what to do when below
    the watermarks, and are reset when crossing the watermark.
    - the txDmaEvent should actually trigger the txDmaDone function
    - Add an iprRead function for when we may want speculative access
    to device registers through an ipr or special instruction.
    - The prepareRead function sets all the variables in the register
    file that depend on various state bits that change on the fly.
    - add rx_max_intr and dedicated (for dedicated thread) config params
dev/sinicreg.hh:
    Add some new registers: Command, RxMaxIntr, RxFifoSize, TxFifoSize,
    rename XxThreshold to XxFifoMark
    Move Reset to the Command register
    Add Thread to the Config register
    New interrupts, better names
    More info in RxDone and TxDone
    Easier access to information on each register (size, read, write, name)
python/m5/objects/Ethernet.py:
    Both sinic and nsgige have the dedicated thread
    Add a parameter to configure the maximum number for receive
    packets per interrupt

--HG--
extra : convert_revision : 407c5a993b6fb17326b4c623ee5d4b25fd69ac80
2005-10-21 20:28:21 -04:00
..
AlphaConsole.py Allow CPUs to specify their own CPU ids. 2005-06-29 01:20:41 -04:00
AlphaFullCPU.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
AlphaTLB.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
BadDevice.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
BaseCache.py Standardize clock parameter names to 'clock'. 2005-06-01 21:44:00 -04:00
BaseCPU.py Allow CPUs to specify their own CPU ids. 2005-06-29 01:20:41 -04:00
Bus.py Standardize clock parameter names to 'clock'. 2005-06-01 21:44:00 -04:00
CoherenceProtocol.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
Device.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
DiskImage.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
Ethernet.py Major changes to sinic device model. Rearrage read/write, better 2005-10-21 20:28:21 -04:00
Ide.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
IntrControl.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
MemTest.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
Pci.py Changes for getting FreeBSD to run. 2005-08-15 16:59:58 -04:00
PhysicalMemory.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
Platform.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
Process.py Add executable parameter to LiveProcess. This allows the argv[0] value to 2005-10-01 16:02:47 -04:00
Repl.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
Root.py Add execution trace object to Root. 2005-10-06 13:50:13 -04:00
SimConsole.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
SimpleDisk.py Major cleanup of python config code. 2005-05-29 01:14:50 -04:00
System.py BaseSystem was renamed to System 2005-06-09 15:09:35 -04:00
Tsunami.py Changes for getting FreeBSD to run. 2005-08-15 16:59:58 -04:00
Uart.py make all of the turbolaser stuff only compile if ALPHA_TLASER 2005-06-05 01:24:17 -04:00