gem5/src/arch
Gabe Black f738afb865 SPARC: Make sure unaligned access are caught on cached translations as well.
--HG--
extra : convert_revision : 5c1f3f585817a19a771164f809dfc2fdc1ab3fb2
2007-08-26 20:15:29 -07:00
..
alpha alpha: Quick fix for things related to TLB MRU cache. 2007-08-08 18:38:19 -04:00
mips merge: mips fix to getArgument 2007-08-01 16:58:22 -07:00
sparc SPARC: Make sure unaligned access are caught on cached translations as well. 2007-08-26 20:15:29 -07:00
x86 X86: Added some missing parenthesis in the condition code calculation function. 2007-08-07 15:26:50 -07:00
isa_parser.py X86: Make a microcode branch microop. 2007-08-07 15:19:26 -07:00
isa_specific.hh Add build hooks for x86. 2007-03-03 16:01:48 +00:00
micro_asm.py Fix a problem where part of a microops parameters might be interpretted as an "ID", and also added support for symbols. 2007-06-21 15:26:01 +00:00
micro_asm_test.py Add a second section to make sure the ROM is extended properly. 2007-05-31 22:21:21 +00:00
SConscript style: Check/Fix whitespace on SCons files 2007-07-28 16:49:20 -07:00