440 lines
49 KiB
Plaintext
440 lines
49 KiB
Plaintext
|
|
---------- Begin Simulation Statistics ----------
|
|
host_inst_rate 87095 # Simulator instruction rate (inst/s)
|
|
host_mem_usage 203396 # Number of bytes of host memory used
|
|
host_seconds 0.03 # Real time elapsed on the host
|
|
host_tick_rate 263805903 # Simulator tick rate (ticks/s)
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
sim_insts 2387 # Number of instructions simulated
|
|
sim_seconds 0.000007 # Number of seconds simulated
|
|
sim_ticks 7285000 # Number of ticks simulated
|
|
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
|
|
system.cpu.BPredUnit.BTBHits 190 # Number of BTB hits
|
|
system.cpu.BPredUnit.BTBLookups 674 # Number of BTB lookups
|
|
system.cpu.BPredUnit.RASInCorrect 35 # Number of incorrect RAS predictions.
|
|
system.cpu.BPredUnit.condIncorrect 220 # Number of conditional branches incorrect
|
|
system.cpu.BPredUnit.condPredicted 463 # Number of conditional branches predicted
|
|
system.cpu.BPredUnit.lookups 916 # Number of BP lookups
|
|
system.cpu.BPredUnit.usedRAS 178 # Number of times the RAS was used to get a target.
|
|
system.cpu.commit.COM:branches 396 # Number of branches committed
|
|
system.cpu.commit.COM:bw_lim_events 39 # number cycles where commit BW limit reached
|
|
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
|
|
system.cpu.commit.COM:committed_per_cycle::samples 6323 # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::mean 0.407402 # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::stdev 1.198077 # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::0-1 5366 84.86% 84.86% # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::1-2 262 4.14% 89.01% # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::2-3 338 5.35% 94.35% # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::3-4 131 2.07% 96.43% # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::4-5 72 1.14% 97.56% # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::5-6 64 1.01% 98.58% # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::6-7 32 0.51% 99.08% # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::7-8 19 0.30% 99.38% # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::8 39 0.62% 100.00% # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
|
|
system.cpu.commit.COM:committed_per_cycle::total 6323 # Number of insts commited each cycle
|
|
system.cpu.commit.COM:count 2576 # Number of instructions committed
|
|
system.cpu.commit.COM:loads 415 # Number of loads committed
|
|
system.cpu.commit.COM:membars 0 # Number of memory barriers committed
|
|
system.cpu.commit.COM:refs 709 # Number of memory references committed
|
|
system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
|
|
system.cpu.commit.branchMispredicts 143 # The number of times a branch was mispredicted
|
|
system.cpu.commit.commitCommittedInsts 2576 # The number of committed instructions
|
|
system.cpu.commit.commitNonSpecStalls 4 # The number of times commit has been forced to stall to communicate backwards
|
|
system.cpu.commit.commitSquashedInsts 1946 # The number of squashed insts skipped by commit
|
|
system.cpu.committedInsts 2387 # Number of Instructions Simulated
|
|
system.cpu.committedInsts_total 2387 # Number of Instructions Simulated
|
|
system.cpu.cpi 6.104315 # CPI: Cycles Per Instruction
|
|
system.cpu.cpi_total 6.104315 # CPI: Total CPI of All Threads
|
|
system.cpu.dcache.ReadReq_accesses 595 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.dcache.ReadReq_avg_miss_latency 35822.222222 # average ReadReq miss latency
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 35663.934426 # average ReadReq mshr miss latency
|
|
system.cpu.dcache.ReadReq_hits 505 # number of ReadReq hits
|
|
system.cpu.dcache.ReadReq_miss_latency 3224000 # number of ReadReq miss cycles
|
|
system.cpu.dcache.ReadReq_miss_rate 0.151261 # miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_misses 90 # number of ReadReq misses
|
|
system.cpu.dcache.ReadReq_mshr_hits 29 # number of ReadReq MSHR hits
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency 2175500 # number of ReadReq MSHR miss cycles
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate 0.102521 # mshr miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_mshr_misses 61 # number of ReadReq MSHR misses
|
|
system.cpu.dcache.WriteReq_accesses 294 # number of WriteReq accesses(hits+misses)
|
|
system.cpu.dcache.WriteReq_avg_miss_latency 37219.626168 # average WriteReq miss latency
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 37702.702703 # average WriteReq mshr miss latency
|
|
system.cpu.dcache.WriteReq_hits 187 # number of WriteReq hits
|
|
system.cpu.dcache.WriteReq_miss_latency 3982500 # number of WriteReq miss cycles
|
|
system.cpu.dcache.WriteReq_miss_rate 0.363946 # miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_misses 107 # number of WriteReq misses
|
|
system.cpu.dcache.WriteReq_mshr_hits 70 # number of WriteReq MSHR hits
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency 1395000 # number of WriteReq MSHR miss cycles
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate 0.125850 # mshr miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_mshr_misses 37 # number of WriteReq MSHR misses
|
|
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
system.cpu.dcache.avg_refs 8.600000 # Average number of references to valid blocks.
|
|
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.dcache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.dcache.demand_accesses 889 # number of demand (read+write) accesses
|
|
system.cpu.dcache.demand_avg_miss_latency 36581.218274 # average overall miss latency
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency 36433.673469 # average overall mshr miss latency
|
|
system.cpu.dcache.demand_hits 692 # number of demand (read+write) hits
|
|
system.cpu.dcache.demand_miss_latency 7206500 # number of demand (read+write) miss cycles
|
|
system.cpu.dcache.demand_miss_rate 0.221597 # miss rate for demand accesses
|
|
system.cpu.dcache.demand_misses 197 # number of demand (read+write) misses
|
|
system.cpu.dcache.demand_mshr_hits 99 # number of demand (read+write) MSHR hits
|
|
system.cpu.dcache.demand_mshr_miss_latency 3570500 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.dcache.demand_mshr_miss_rate 0.110236 # mshr miss rate for demand accesses
|
|
system.cpu.dcache.demand_mshr_misses 98 # number of demand (read+write) MSHR misses
|
|
system.cpu.dcache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.dcache.occ_%::0 0.011290 # Average percentage of cache occupancy
|
|
system.cpu.dcache.occ_blocks::0 46.245716 # Average occupied blocks per context
|
|
system.cpu.dcache.overall_accesses 889 # number of overall (read+write) accesses
|
|
system.cpu.dcache.overall_avg_miss_latency 36581.218274 # average overall miss latency
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency 36433.673469 # average overall mshr miss latency
|
|
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
|
system.cpu.dcache.overall_hits 692 # number of overall hits
|
|
system.cpu.dcache.overall_miss_latency 7206500 # number of overall miss cycles
|
|
system.cpu.dcache.overall_miss_rate 0.221597 # miss rate for overall accesses
|
|
system.cpu.dcache.overall_misses 197 # number of overall misses
|
|
system.cpu.dcache.overall_mshr_hits 99 # number of overall MSHR hits
|
|
system.cpu.dcache.overall_mshr_miss_latency 3570500 # number of overall MSHR miss cycles
|
|
system.cpu.dcache.overall_mshr_miss_rate 0.110236 # mshr miss rate for overall accesses
|
|
system.cpu.dcache.overall_mshr_misses 98 # number of overall MSHR misses
|
|
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
system.cpu.dcache.replacements 0 # number of replacements
|
|
system.cpu.dcache.sampled_refs 85 # Sample count of references to valid blocks.
|
|
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
|
system.cpu.dcache.tagsinuse 46.245716 # Cycle average of tags in use
|
|
system.cpu.dcache.total_refs 731 # Total number of references to valid blocks.
|
|
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.dcache.writebacks 0 # number of writebacks
|
|
system.cpu.decode.DECODE:BlockedCycles 169 # Number of cycles decode is blocked
|
|
system.cpu.decode.DECODE:BranchMispred 79 # Number of times decode detected a branch misprediction
|
|
system.cpu.decode.DECODE:BranchResolved 142 # Number of times decode resolved a branch
|
|
system.cpu.decode.DECODE:DecodedInsts 5018 # Number of instructions handled by decode
|
|
system.cpu.decode.DECODE:IdleCycles 5179 # Number of cycles decode is idle
|
|
system.cpu.decode.DECODE:RunCycles 974 # Number of cycles decode is running
|
|
system.cpu.decode.DECODE:SquashCycles 367 # Number of cycles decode is squashing
|
|
system.cpu.decode.DECODE:SquashedInsts 284 # Number of squashed instructions handled by decode
|
|
system.cpu.decode.DECODE:UnblockCycles 1 # Number of cycles decode is unblocking
|
|
system.cpu.dtb.data_accesses 1010 # DTB accesses
|
|
system.cpu.dtb.data_acv 1 # DTB access violations
|
|
system.cpu.dtb.data_hits 979 # DTB hits
|
|
system.cpu.dtb.data_misses 31 # DTB misses
|
|
system.cpu.dtb.fetch_accesses 0 # ITB accesses
|
|
system.cpu.dtb.fetch_acv 0 # ITB acv
|
|
system.cpu.dtb.fetch_hits 0 # ITB hits
|
|
system.cpu.dtb.fetch_misses 0 # ITB misses
|
|
system.cpu.dtb.read_accesses 638 # DTB read accesses
|
|
system.cpu.dtb.read_acv 1 # DTB read access violations
|
|
system.cpu.dtb.read_hits 623 # DTB read hits
|
|
system.cpu.dtb.read_misses 15 # DTB read misses
|
|
system.cpu.dtb.write_accesses 372 # DTB write accesses
|
|
system.cpu.dtb.write_acv 0 # DTB write access violations
|
|
system.cpu.dtb.write_hits 356 # DTB write hits
|
|
system.cpu.dtb.write_misses 16 # DTB write misses
|
|
system.cpu.fetch.Branches 916 # Number of branches that fetch encountered
|
|
system.cpu.fetch.CacheLines 789 # Number of cache lines fetched
|
|
system.cpu.fetch.Cycles 1801 # Number of cycles fetch has run and was not squashing or blocked
|
|
system.cpu.fetch.IcacheSquashes 119 # Number of outstanding Icache misses that were squashed
|
|
system.cpu.fetch.Insts 5736 # Number of instructions fetch has processed
|
|
system.cpu.fetch.SquashCycles 250 # Number of cycles fetch has spent squashing
|
|
system.cpu.fetch.branchRate 0.062865 # Number of branch fetches per cycle
|
|
system.cpu.fetch.icacheStallCycles 789 # Number of cycles fetch is stalled on an Icache miss
|
|
system.cpu.fetch.predictedBranches 368 # Number of branches that fetch has predicted taken
|
|
system.cpu.fetch.rate 0.393659 # Number of inst fetches per cycle
|
|
system.cpu.fetch.rateDist::samples 6690 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::mean 0.857399 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::stdev 2.271719 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::0-1 5707 85.31% 85.31% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::1-2 48 0.72% 86.02% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::2-3 101 1.51% 87.53% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::3-4 74 1.11% 88.64% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::4-5 123 1.84% 90.48% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::5-6 57 0.85% 91.33% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::6-7 51 0.76% 92.09% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::7-8 51 0.76% 92.86% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::8 478 7.14% 100.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::total 6690 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.icache.ReadReq_accesses 789 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.icache.ReadReq_avg_miss_latency 36081.196581 # average ReadReq miss latency
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency 35312.154696 # average ReadReq mshr miss latency
|
|
system.cpu.icache.ReadReq_hits 555 # number of ReadReq hits
|
|
system.cpu.icache.ReadReq_miss_latency 8443000 # number of ReadReq miss cycles
|
|
system.cpu.icache.ReadReq_miss_rate 0.296578 # miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_misses 234 # number of ReadReq misses
|
|
system.cpu.icache.ReadReq_mshr_hits 53 # number of ReadReq MSHR hits
|
|
system.cpu.icache.ReadReq_mshr_miss_latency 6391500 # number of ReadReq MSHR miss cycles
|
|
system.cpu.icache.ReadReq_mshr_miss_rate 0.229404 # mshr miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_mshr_misses 181 # number of ReadReq MSHR misses
|
|
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
system.cpu.icache.avg_refs 3.066298 # Average number of references to valid blocks.
|
|
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.icache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.icache.demand_accesses 789 # number of demand (read+write) accesses
|
|
system.cpu.icache.demand_avg_miss_latency 36081.196581 # average overall miss latency
|
|
system.cpu.icache.demand_avg_mshr_miss_latency 35312.154696 # average overall mshr miss latency
|
|
system.cpu.icache.demand_hits 555 # number of demand (read+write) hits
|
|
system.cpu.icache.demand_miss_latency 8443000 # number of demand (read+write) miss cycles
|
|
system.cpu.icache.demand_miss_rate 0.296578 # miss rate for demand accesses
|
|
system.cpu.icache.demand_misses 234 # number of demand (read+write) misses
|
|
system.cpu.icache.demand_mshr_hits 53 # number of demand (read+write) MSHR hits
|
|
system.cpu.icache.demand_mshr_miss_latency 6391500 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.icache.demand_mshr_miss_rate 0.229404 # mshr miss rate for demand accesses
|
|
system.cpu.icache.demand_mshr_misses 181 # number of demand (read+write) MSHR misses
|
|
system.cpu.icache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.icache.occ_%::0 0.043805 # Average percentage of cache occupancy
|
|
system.cpu.icache.occ_blocks::0 89.711886 # Average occupied blocks per context
|
|
system.cpu.icache.overall_accesses 789 # number of overall (read+write) accesses
|
|
system.cpu.icache.overall_avg_miss_latency 36081.196581 # average overall miss latency
|
|
system.cpu.icache.overall_avg_mshr_miss_latency 35312.154696 # average overall mshr miss latency
|
|
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
|
system.cpu.icache.overall_hits 555 # number of overall hits
|
|
system.cpu.icache.overall_miss_latency 8443000 # number of overall miss cycles
|
|
system.cpu.icache.overall_miss_rate 0.296578 # miss rate for overall accesses
|
|
system.cpu.icache.overall_misses 234 # number of overall misses
|
|
system.cpu.icache.overall_mshr_hits 53 # number of overall MSHR hits
|
|
system.cpu.icache.overall_mshr_miss_latency 6391500 # number of overall MSHR miss cycles
|
|
system.cpu.icache.overall_mshr_miss_rate 0.229404 # mshr miss rate for overall accesses
|
|
system.cpu.icache.overall_mshr_misses 181 # number of overall MSHR misses
|
|
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
system.cpu.icache.replacements 0 # number of replacements
|
|
system.cpu.icache.sampled_refs 181 # Sample count of references to valid blocks.
|
|
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
|
system.cpu.icache.tagsinuse 89.711886 # Cycle average of tags in use
|
|
system.cpu.icache.total_refs 555 # Total number of references to valid blocks.
|
|
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.icache.writebacks 0 # number of writebacks
|
|
system.cpu.idleCycles 7881 # Total number of cycles that the CPU has spent unscheduled due to idling
|
|
system.cpu.iew.EXEC:branches 607 # Number of branches executed
|
|
system.cpu.iew.EXEC:nop 310 # number of nop insts executed
|
|
system.cpu.iew.EXEC:rate 0.241370 # Inst execution rate
|
|
system.cpu.iew.EXEC:refs 1013 # number of memory reference insts executed
|
|
system.cpu.iew.EXEC:stores 372 # Number of stores executed
|
|
system.cpu.iew.EXEC:swp 0 # number of swp insts executed
|
|
system.cpu.iew.WB:consumers 1984 # num instructions consuming a value
|
|
system.cpu.iew.WB:count 3409 # cumulative count of insts written-back
|
|
system.cpu.iew.WB:fanout 0.798891 # average fanout of values written-back
|
|
system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
|
|
system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
|
|
system.cpu.iew.WB:producers 1585 # num instructions producing a value
|
|
system.cpu.iew.WB:rate 0.233958 # insts written-back per cycle
|
|
system.cpu.iew.WB:sent 3452 # cumulative count of insts sent to commit
|
|
system.cpu.iew.branchMispredicts 164 # Number of branch mispredicts detected at execute
|
|
system.cpu.iew.iewBlockCycles 0 # Number of cycles IEW is blocking
|
|
system.cpu.iew.iewDispLoadInsts 787 # Number of dispatched load instructions
|
|
system.cpu.iew.iewDispNonSpecInsts 6 # Number of dispatched non-speculative instructions
|
|
system.cpu.iew.iewDispSquashedInsts 57 # Number of squashed instructions skipped by dispatch
|
|
system.cpu.iew.iewDispStoreInsts 432 # Number of dispatched store instructions
|
|
system.cpu.iew.iewDispatchedInsts 4536 # Number of instructions dispatched to IQ
|
|
system.cpu.iew.iewExecLoadInsts 641 # Number of load instructions executed
|
|
system.cpu.iew.iewExecSquashedInsts 117 # Number of squashed instructions skipped in execute
|
|
system.cpu.iew.iewExecutedInsts 3517 # Number of executed instructions
|
|
system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall
|
|
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
|
|
system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall
|
|
system.cpu.iew.iewSquashCycles 367 # Number of cycles IEW is squashing
|
|
system.cpu.iew.iewUnblockCycles 0 # Number of cycles IEW is unblocking
|
|
system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
|
|
system.cpu.iew.lsq.thread.0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
|
|
system.cpu.iew.lsq.thread.0.forwLoads 28 # Number of loads that had data forwarded from stores
|
|
system.cpu.iew.lsq.thread.0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed
|
|
system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
|
|
system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
|
|
system.cpu.iew.lsq.thread.0.memOrderViolation 14 # Number of memory ordering violations
|
|
system.cpu.iew.lsq.thread.0.rescheduledLoads 0 # Number of loads that were rescheduled
|
|
system.cpu.iew.lsq.thread.0.squashedLoads 372 # Number of loads squashed
|
|
system.cpu.iew.lsq.thread.0.squashedStores 138 # Number of stores squashed
|
|
system.cpu.iew.memOrderViolationEvents 14 # Number of memory order violations
|
|
system.cpu.iew.predictedNotTakenIncorrect 110 # Number of branches that were predicted not taken incorrectly
|
|
system.cpu.iew.predictedTakenIncorrect 54 # Number of branches that were predicted taken incorrectly
|
|
system.cpu.ipc 0.163819 # IPC: Instructions Per Cycle
|
|
system.cpu.ipc_total 0.163819 # IPC: Total IPC of All Threads
|
|
system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::IntAlu 2590 71.27% 71.27% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::IntMult 1 0.03% 71.30% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 71.30% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::FloatAdd 0 0.00% 71.30% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 71.30% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 71.30% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 71.30% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 71.30% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 71.30% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::MemRead 666 18.33% 89.63% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::MemWrite 377 10.37% 100.00% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
|
|
system.cpu.iq.ISSUE:FU_type_0::total 3634 # Type of FU issued
|
|
system.cpu.iq.ISSUE:fu_busy_cnt 35 # FU busy when requested
|
|
system.cpu.iq.ISSUE:fu_busy_rate 0.009631 # FU busy rate (busy events/executed inst)
|
|
system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:fu_full::IntAlu 1 2.86% 2.86% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 2.86% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 2.86% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 2.86% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 2.86% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 2.86% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 2.86% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 2.86% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 2.86% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:fu_full::MemRead 12 34.29% 37.14% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:fu_full::MemWrite 22 62.86% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.ISSUE:issued_per_cycle::samples 6690 # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::mean 0.543199 # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.215587 # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::0-1 5134 76.74% 76.74% # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::1-2 621 9.28% 86.02% # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::2-3 357 5.34% 91.36% # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::3-4 240 3.59% 94.95% # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::4-5 184 2.75% 97.70% # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::5-6 102 1.52% 99.22% # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::6-7 36 0.54% 99.76% # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::7-8 11 0.16% 99.93% # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::8 5 0.07% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:issued_per_cycle::total 6690 # Number of insts issued each cycle
|
|
system.cpu.iq.ISSUE:rate 0.249399 # Inst issue rate
|
|
system.cpu.iq.iqInstsAdded 4220 # Number of instructions added to the IQ (excludes non-spec)
|
|
system.cpu.iq.iqInstsIssued 3634 # Number of instructions issued
|
|
system.cpu.iq.iqNonSpecInstsAdded 6 # Number of non-speculative instructions added to the IQ
|
|
system.cpu.iq.iqSquashedInstsExamined 1660 # Number of squashed instructions iterated over during squash; mainly for profiling
|
|
system.cpu.iq.iqSquashedInstsIssued 33 # Number of squashed instructions issued
|
|
system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed
|
|
system.cpu.iq.iqSquashedOperandsExamined 874 # Number of squashed operands that are examined and possibly removed from graph
|
|
system.cpu.itb.data_accesses 0 # DTB accesses
|
|
system.cpu.itb.data_acv 0 # DTB access violations
|
|
system.cpu.itb.data_hits 0 # DTB hits
|
|
system.cpu.itb.data_misses 0 # DTB misses
|
|
system.cpu.itb.fetch_accesses 818 # ITB accesses
|
|
system.cpu.itb.fetch_acv 0 # ITB acv
|
|
system.cpu.itb.fetch_hits 789 # ITB hits
|
|
system.cpu.itb.fetch_misses 29 # ITB misses
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
system.cpu.itb.read_acv 0 # DTB read access violations
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
system.cpu.itb.write_acv 0 # DTB write access violations
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
|
system.cpu.l2cache.ReadExReq_accesses 24 # number of ReadExReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency 34604.166667 # average ReadExReq miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31500 # average ReadExReq mshr miss latency
|
|
system.cpu.l2cache.ReadExReq_miss_latency 830500 # number of ReadExReq miss cycles
|
|
system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_misses 24 # number of ReadExReq misses
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency 756000 # number of ReadExReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_mshr_misses 24 # number of ReadExReq MSHR misses
|
|
system.cpu.l2cache.ReadReq_accesses 242 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadReq_avg_miss_latency 34324.380165 # average ReadReq miss latency
|
|
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31130.165289 # average ReadReq mshr miss latency
|
|
system.cpu.l2cache.ReadReq_miss_latency 8306500 # number of ReadReq miss cycles
|
|
system.cpu.l2cache.ReadReq_miss_rate 1 # miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadReq_misses 242 # number of ReadReq misses
|
|
system.cpu.l2cache.ReadReq_mshr_miss_latency 7533500 # number of ReadReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadReq_mshr_miss_rate 1 # mshr miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadReq_mshr_misses 242 # number of ReadReq MSHR misses
|
|
system.cpu.l2cache.UpgradeReq_accesses 14 # number of UpgradeReq accesses(hits+misses)
|
|
system.cpu.l2cache.UpgradeReq_avg_miss_latency 34250 # average UpgradeReq miss latency
|
|
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31107.142857 # average UpgradeReq mshr miss latency
|
|
system.cpu.l2cache.UpgradeReq_miss_latency 479500 # number of UpgradeReq miss cycles
|
|
system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses
|
|
system.cpu.l2cache.UpgradeReq_misses 14 # number of UpgradeReq misses
|
|
system.cpu.l2cache.UpgradeReq_mshr_miss_latency 435500 # number of UpgradeReq MSHR miss cycles
|
|
system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses
|
|
system.cpu.l2cache.UpgradeReq_mshr_misses 14 # number of UpgradeReq MSHR misses
|
|
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
system.cpu.l2cache.avg_refs 0 # Average number of references to valid blocks.
|
|
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.l2cache.demand_accesses 266 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.demand_avg_miss_latency 34349.624060 # average overall miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency 31163.533835 # average overall mshr miss latency
|
|
system.cpu.l2cache.demand_hits 0 # number of demand (read+write) hits
|
|
system.cpu.l2cache.demand_miss_latency 9137000 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.demand_miss_rate 1 # miss rate for demand accesses
|
|
system.cpu.l2cache.demand_misses 266 # number of demand (read+write) misses
|
|
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
|
system.cpu.l2cache.demand_mshr_miss_latency 8289500 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_rate 1 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.demand_mshr_misses 266 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.l2cache.occ_%::0 0.003416 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.occ_blocks::0 111.924793 # Average occupied blocks per context
|
|
system.cpu.l2cache.overall_accesses 266 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.overall_avg_miss_latency 34349.624060 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency 31163.533835 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
|
system.cpu.l2cache.overall_hits 0 # number of overall hits
|
|
system.cpu.l2cache.overall_miss_latency 9137000 # number of overall miss cycles
|
|
system.cpu.l2cache.overall_miss_rate 1 # miss rate for overall accesses
|
|
system.cpu.l2cache.overall_misses 266 # number of overall misses
|
|
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
|
|
system.cpu.l2cache.overall_mshr_miss_latency 8289500 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_rate 1 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.overall_mshr_misses 266 # number of overall MSHR misses
|
|
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
system.cpu.l2cache.replacements 0 # number of replacements
|
|
system.cpu.l2cache.sampled_refs 228 # Sample count of references to valid blocks.
|
|
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
|
system.cpu.l2cache.tagsinuse 111.924793 # Cycle average of tags in use
|
|
system.cpu.l2cache.total_refs 0 # Total number of references to valid blocks.
|
|
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.l2cache.writebacks 0 # number of writebacks
|
|
system.cpu.memDep0.conflictingLoads 12 # Number of conflicting loads.
|
|
system.cpu.memDep0.conflictingStores 16 # Number of conflicting stores.
|
|
system.cpu.memDep0.insertedLoads 787 # Number of loads inserted to the mem dependence unit.
|
|
system.cpu.memDep0.insertedStores 432 # Number of stores inserted to the mem dependence unit.
|
|
system.cpu.numCycles 14571 # number of cpu cycles simulated
|
|
system.cpu.rename.RENAME:BlockCycles 7 # Number of cycles rename is blocking
|
|
system.cpu.rename.RENAME:CommittedMaps 1768 # Number of HB maps that are committed
|
|
system.cpu.rename.RENAME:IdleCycles 5259 # Number of cycles rename is idle
|
|
system.cpu.rename.RENAME:LSQFullEvents 8 # Number of times rename has blocked due to LSQ full
|
|
system.cpu.rename.RENAME:RenameLookups 5438 # Number of register rename lookups that rename has made
|
|
system.cpu.rename.RENAME:RenamedInsts 4848 # Number of instructions processed by rename
|
|
system.cpu.rename.RENAME:RenamedOperands 3462 # Number of destination operands rename has renamed
|
|
system.cpu.rename.RENAME:RunCycles 895 # Number of cycles rename is running
|
|
system.cpu.rename.RENAME:SquashCycles 367 # Number of cycles rename is squashing
|
|
system.cpu.rename.RENAME:UnblockCycles 16 # Number of cycles rename is unblocking
|
|
system.cpu.rename.RENAME:UndoneMaps 1694 # Number of HB maps that are undone due to squashing
|
|
system.cpu.rename.RENAME:serializeStallCycles 146 # count of cycles rename stalled for serializing inst
|
|
system.cpu.rename.RENAME:serializingInsts 8 # count of serializing insts renamed
|
|
system.cpu.rename.RENAME:skidInsts 80 # count of insts added to the skid buffer
|
|
system.cpu.rename.RENAME:tempSerializingInsts 6 # count of temporary serializing insts renamed
|
|
system.cpu.timesIdled 153 # Number of times that the entire CPU went into an idle state and unscheduled itself
|
|
system.cpu.workload.PROG:num_syscalls 4 # Number of system calls
|
|
|
|
---------- End Simulation Statistics ----------
|