| .. |
|
checker
|
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
|
2007-03-07 15:04:31 -05:00 |
|
memtest
|
Fix some of the memory leaks related to writebacks
|
2007-03-12 13:15:32 -05:00 |
|
o3
|
Take into account that the flattened integer register space is a different size than the architected one. Also fixed some asserts.
|
2007-04-08 23:31:11 +00:00 |
|
ozone
|
fix segfault when peer owner attempts to use functional port
|
2007-03-13 17:34:52 -04:00 |
|
simple
|
Fix ALPHA_FS compile. The MachInst -> StaticInstPtr constructor is no longer a conversion constructor because it caused ambiguous conversions when setting the pointer to NULL.
|
2007-03-16 10:57:34 +00:00 |
|
trace
|
Rework the way SCons recurses into subdirectories, making it
|
2007-03-10 23:00:54 -08:00 |
|
activity.cc
|
make our code a little more standards compliant
|
2007-01-26 18:48:51 -05:00 |
|
activity.hh
|
Update copyright.
|
2006-06-07 16:02:55 -04:00 |
|
base.cc
|
Merge ktlim@zizzer:/bk/newmem
|
2007-03-23 13:20:19 -04:00 |
|
base.hh
|
Merge zizzer.eecs.umich.edu:/bk/newmem
|
2007-03-15 02:52:51 +00:00 |
|
base_dyn_inst.hh
|
Get the "hard" SPARC instructions working in o3. I don't like that the IsStoreConditional flag needs to be set for them because they aren't store conditional instructions, and I should fix the format code which is not handling the opt_flags correctly.
|
2007-04-08 01:42:42 +00:00 |
|
base_dyn_inst_impl.hh
|
Two fixes:
|
2007-03-23 11:33:08 -04:00 |
|
cpu_models.py
|
Use O3DynInst in cpu_models.py and in static_inst_exec_sigs.hh instead of a specific ISA dyn. inst.
|
2006-07-06 12:18:55 -04:00 |
|
cpuevent.cc
|
Change ExecContext to ThreadContext. This is being renamed to differentiate between the interface used objects outside of the CPU, and the interface used by the ISA. ThreadContext is used by objects outside of the CPU and is specifically defined in thread_context.hh. ExecContext is more implicit, and is defined by files such as base_dyn_inst.hh or cpu/simple/base.hh.
|
2006-06-06 17:32:21 -04:00 |
|
cpuevent.hh
|
Make SPARC checkpointing work
|
2007-01-30 18:25:39 -05:00 |
|
exec_context.hh
|
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
|
2007-03-07 15:04:31 -05:00 |
|
exetrace.cc
|
Merge zizzer.eecs.umich.edu:/bk/newmem
|
2007-03-21 01:18:55 -04:00 |
|
exetrace.hh
|
Add setData functions for the new Twin??_t types.
|
2007-03-07 17:46:06 +00:00 |
|
func_unit.cc
|
Reorganization to move FuncUnit, FUDesc, and OpDesc out of the encumbered directory and into the normal cpu directory.
|
2006-06-16 17:52:15 -04:00 |
|
func_unit.hh
|
Reorganization to move FuncUnit, FUDesc, and OpDesc out of the encumbered directory and into the normal cpu directory.
|
2006-06-16 17:52:15 -04:00 |
|
inst_seq.hh
|
fixes so that M5 will compile under solaris
|
2006-11-04 21:41:01 -05:00 |
|
intr_control.cc
|
Implement Niagara I/O interface and rework interrupts
|
2007-03-03 17:22:47 -05:00 |
|
intr_control.hh
|
Implement Niagara I/O interface and rework interrupts
|
2007-03-03 17:22:47 -05:00 |
|
m5legion_interface.h
|
add fsr to the list of registers we are interested in
|
2007-01-30 18:27:04 -05:00 |
|
op_class.cc
|
Updated Authors from bk prs info
|
2006-05-31 19:26:56 -04:00 |
|
op_class.hh
|
Merge ktlim@zizzer:/bk/newmem
|
2006-06-02 18:19:50 -04:00 |
|
pc_event.cc
|
remove the extern C around gdb helper functions. It's need needed for any new version of gdb to work and it causes at least mine to segfault
|
2007-03-12 17:23:08 -04:00 |
|
pc_event.hh
|
Added sim/host.hh for the Addr type.
|
2006-11-07 05:42:15 -05:00 |
|
profile.cc
|
Change ExecContext to ThreadContext. This is being renamed to differentiate between the interface used objects outside of the CPU, and the interface used by the ISA. ThreadContext is used by objects outside of the CPU and is specifically defined in thread_context.hh. ExecContext is more implicit, and is defined by files such as base_dyn_inst.hh or cpu/simple/base.hh.
|
2006-06-06 17:32:21 -04:00 |
|
profile.hh
|
Put the ProcessInfo and StackTrace objects into the ISA namespaces.
|
2006-11-08 00:52:04 -05:00 |
|
quiesce_event.cc
|
Add Quiesce trace flag to track CPU quiesce/wakeup events.
|
2006-10-21 23:32:14 -07:00 |
|
quiesce_event.hh
|
Update copyright.
|
2006-06-07 16:02:55 -04:00 |
|
SConscript
|
Rework the way SCons recurses into subdirectories, making it
|
2007-03-10 23:00:54 -08:00 |
|
simple_thread.cc
|
fix segfault when peer owner attempts to use functional port
|
2007-03-13 17:34:52 -04:00 |
|
simple_thread.hh
|
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
|
2007-03-07 15:04:31 -05:00 |
|
smt.hh
|
Updated Authors from bk prs info
|
2006-05-31 19:26:56 -04:00 |
|
static_inst.cc
|
Move all of the parameters of the Root SimObject so they are
|
2007-03-06 11:13:43 -08:00 |
|
static_inst.hh
|
Make the predecoder an object with it's own switched header file. Start adding predecoding functionality to x86.
|
2007-03-15 02:47:42 +00:00 |
|
thread_context.hh
|
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
|
2007-03-07 15:04:31 -05:00 |
|
thread_state.cc
|
stop m5 from leaking like a sieve
|
2007-03-08 18:57:15 -05:00 |
|
thread_state.hh
|
Change the connecting of the physPort and virtPort to the memory object below the CPU to happen every time activateContext is called. The overhead is probably a little higher than necessary, but allows these connections to properly be made when there are CPUs that are inactive until they are switched in.
|
2006-11-29 16:07:55 -05:00 |
