fbc1feb39a
Apparently only stats.txt was updated the last time, so this changeset updates other reference output files (config.ini, simout, simerr, ruby.stats) so that test output diffs should not be cluttered with irrelevant changes. There are a few stats.txt updates too, but they are in the minority.
414 lines
8.1 KiB
INI
414 lines
8.1 KiB
INI
[root]
|
|
type=Root
|
|
children=system
|
|
full_system=false
|
|
time_sync_enable=false
|
|
time_sync_period=100000000
|
|
time_sync_spin_threshold=100000
|
|
|
|
[system]
|
|
type=System
|
|
children=clk_domain cpu physmem ruby sys_port_proxy voltage_domain
|
|
boot_osflags=a
|
|
cache_line_size=64
|
|
clk_domain=system.clk_domain
|
|
init_param=0
|
|
kernel=
|
|
load_addr_mask=1099511627775
|
|
mem_mode=timing
|
|
mem_ranges=0:268435455
|
|
memories=system.physmem
|
|
num_work_ids=16
|
|
readfile=
|
|
symbolfile=
|
|
work_begin_ckpt_count=0
|
|
work_begin_cpu_id_exit=-1
|
|
work_begin_exit_count=0
|
|
work_cpus_ckpt_count=0
|
|
work_end_ckpt_count=0
|
|
work_end_exit_count=0
|
|
work_item_id=-1
|
|
system_port=system.sys_port_proxy.slave[0]
|
|
|
|
[system.clk_domain]
|
|
type=SrcClockDomain
|
|
clock=1
|
|
voltage_domain=system.voltage_domain
|
|
|
|
[system.cpu]
|
|
type=TimingSimpleCPU
|
|
children=clk_domain dtb interrupts isa itb tracer workload
|
|
checker=Null
|
|
clk_domain=system.cpu.clk_domain
|
|
cpu_id=0
|
|
do_checkpoint_insts=true
|
|
do_quiesce=true
|
|
do_statistics_insts=true
|
|
dtb=system.cpu.dtb
|
|
function_trace=false
|
|
function_trace_start=0
|
|
interrupts=system.cpu.interrupts
|
|
isa=system.cpu.isa
|
|
itb=system.cpu.itb
|
|
max_insts_all_threads=0
|
|
max_insts_any_thread=0
|
|
max_loads_all_threads=0
|
|
max_loads_any_thread=0
|
|
numThreads=1
|
|
profile=0
|
|
progress_interval=0
|
|
simpoint_start_insts=
|
|
switched_out=false
|
|
system=system
|
|
tracer=system.cpu.tracer
|
|
workload=system.cpu.workload
|
|
dcache_port=system.ruby.l1_cntrl0.sequencer.slave[1]
|
|
icache_port=system.ruby.l1_cntrl0.sequencer.slave[0]
|
|
|
|
[system.cpu.clk_domain]
|
|
type=SrcClockDomain
|
|
clock=1
|
|
voltage_domain=system.voltage_domain
|
|
|
|
[system.cpu.dtb]
|
|
type=AlphaTLB
|
|
size=64
|
|
|
|
[system.cpu.interrupts]
|
|
type=AlphaInterrupts
|
|
|
|
[system.cpu.isa]
|
|
type=AlphaISA
|
|
|
|
[system.cpu.itb]
|
|
type=AlphaTLB
|
|
size=48
|
|
|
|
[system.cpu.tracer]
|
|
type=ExeTracer
|
|
|
|
[system.cpu.workload]
|
|
type=LiveProcess
|
|
cmd=hello
|
|
cwd=
|
|
egid=100
|
|
env=
|
|
errout=cerr
|
|
euid=100
|
|
executable=/dist/m5/regression/test-progs/hello/bin/alpha/tru64/hello
|
|
gid=100
|
|
input=cin
|
|
max_stack_size=67108864
|
|
output=cout
|
|
pid=100
|
|
ppid=99
|
|
simpoint=0
|
|
system=system
|
|
uid=100
|
|
|
|
[system.physmem]
|
|
type=SimpleMemory
|
|
bandwidth=0.000000
|
|
clk_domain=system.clk_domain
|
|
conf_table_reported=true
|
|
in_addr_map=true
|
|
latency=30
|
|
latency_var=0
|
|
null=true
|
|
range=0:134217727
|
|
|
|
[system.ruby]
|
|
type=RubySystem
|
|
children=clk_domain dir_cntrl0 l1_cntrl0 l2_cntrl0 memctrl_clk_domain network profiler
|
|
block_size_bytes=64
|
|
clk_domain=system.ruby.clk_domain
|
|
mem_size=268435456
|
|
no_mem_vec=false
|
|
random_seed=1234
|
|
randomization=false
|
|
stats_filename=ruby.stats
|
|
|
|
[system.ruby.clk_domain]
|
|
type=SrcClockDomain
|
|
clock=1
|
|
voltage_domain=system.voltage_domain
|
|
|
|
[system.ruby.dir_cntrl0]
|
|
type=Directory_Controller
|
|
children=directory memBuffer
|
|
buffer_size=0
|
|
clk_domain=system.ruby.clk_domain
|
|
cntrl_id=2
|
|
directory=system.ruby.dir_cntrl0.directory
|
|
directory_latency=6
|
|
memBuffer=system.ruby.dir_cntrl0.memBuffer
|
|
number_of_TBEs=256
|
|
peer=Null
|
|
recycle_latency=10
|
|
ruby_system=system.ruby
|
|
to_mem_ctrl_latency=1
|
|
transitions_per_cycle=4
|
|
version=0
|
|
|
|
[system.ruby.dir_cntrl0.directory]
|
|
type=RubyDirectoryMemory
|
|
map_levels=4
|
|
numa_high_bit=5
|
|
size=268435456
|
|
use_map=false
|
|
version=0
|
|
|
|
[system.ruby.dir_cntrl0.memBuffer]
|
|
type=RubyMemoryControl
|
|
bank_bit_0=8
|
|
bank_busy_time=11
|
|
bank_queue_size=12
|
|
banks_per_rank=8
|
|
basic_bus_busy_time=2
|
|
clk_domain=system.ruby.memctrl_clk_domain
|
|
dimm_bit_0=12
|
|
dimms_per_channel=2
|
|
mem_ctl_latency=12
|
|
mem_fixed_delay=0
|
|
mem_random_arbitrate=0
|
|
rank_bit_0=11
|
|
rank_rank_delay=1
|
|
ranks_per_dimm=2
|
|
read_write_delay=2
|
|
refresh_period=1560
|
|
ruby_system=system.ruby
|
|
tFaw=0
|
|
version=0
|
|
|
|
[system.ruby.l1_cntrl0]
|
|
type=L1Cache_Controller
|
|
children=L1Dcache L1Icache prefetcher sequencer
|
|
L1Dcache=system.ruby.l1_cntrl0.L1Dcache
|
|
L1Icache=system.ruby.l1_cntrl0.L1Icache
|
|
buffer_size=0
|
|
clk_domain=system.ruby.clk_domain
|
|
cntrl_id=0
|
|
enable_prefetch=false
|
|
l1_request_latency=2
|
|
l1_response_latency=2
|
|
l2_select_num_bits=0
|
|
number_of_TBEs=256
|
|
peer=Null
|
|
prefetcher=system.ruby.l1_cntrl0.prefetcher
|
|
recycle_latency=10
|
|
ruby_system=system.ruby
|
|
send_evictions=false
|
|
sequencer=system.ruby.l1_cntrl0.sequencer
|
|
to_l2_latency=1
|
|
transitions_per_cycle=4
|
|
version=0
|
|
|
|
[system.ruby.l1_cntrl0.L1Dcache]
|
|
type=RubyCache
|
|
assoc=2
|
|
dataAccessLatency=1
|
|
dataArrayBanks=1
|
|
is_icache=false
|
|
latency=3
|
|
replacement_policy=PSEUDO_LRU
|
|
resourceStalls=false
|
|
size=256
|
|
start_index_bit=6
|
|
tagAccessLatency=1
|
|
tagArrayBanks=1
|
|
|
|
[system.ruby.l1_cntrl0.L1Icache]
|
|
type=RubyCache
|
|
assoc=2
|
|
dataAccessLatency=1
|
|
dataArrayBanks=1
|
|
is_icache=true
|
|
latency=3
|
|
replacement_policy=PSEUDO_LRU
|
|
resourceStalls=false
|
|
size=256
|
|
start_index_bit=6
|
|
tagAccessLatency=1
|
|
tagArrayBanks=1
|
|
|
|
[system.ruby.l1_cntrl0.prefetcher]
|
|
type=Prefetcher
|
|
cross_page=false
|
|
nonunit_filter=8
|
|
num_startup_pfs=1
|
|
num_streams=4
|
|
pf_per_stream=1
|
|
train_misses=4
|
|
unit_filter=8
|
|
|
|
[system.ruby.l1_cntrl0.sequencer]
|
|
type=RubySequencer
|
|
access_phys_mem=false
|
|
clk_domain=system.ruby.clk_domain
|
|
dcache=system.ruby.l1_cntrl0.L1Dcache
|
|
deadlock_threshold=500000
|
|
icache=system.ruby.l1_cntrl0.L1Icache
|
|
max_outstanding_requests=16
|
|
ruby_system=system.ruby
|
|
support_data_reqs=true
|
|
support_inst_reqs=true
|
|
system=system
|
|
using_network_tester=false
|
|
using_ruby_tester=false
|
|
version=0
|
|
slave=system.cpu.icache_port system.cpu.dcache_port
|
|
|
|
[system.ruby.l2_cntrl0]
|
|
type=L2Cache_Controller
|
|
children=L2cache
|
|
L2cache=system.ruby.l2_cntrl0.L2cache
|
|
buffer_size=0
|
|
clk_domain=system.ruby.clk_domain
|
|
cntrl_id=1
|
|
l2_request_latency=2
|
|
l2_response_latency=2
|
|
number_of_TBEs=256
|
|
peer=Null
|
|
recycle_latency=10
|
|
ruby_system=system.ruby
|
|
to_l1_latency=1
|
|
transitions_per_cycle=4
|
|
version=0
|
|
|
|
[system.ruby.l2_cntrl0.L2cache]
|
|
type=RubyCache
|
|
assoc=2
|
|
dataAccessLatency=1
|
|
dataArrayBanks=1
|
|
is_icache=false
|
|
latency=15
|
|
replacement_policy=PSEUDO_LRU
|
|
resourceStalls=false
|
|
size=512
|
|
start_index_bit=6
|
|
tagAccessLatency=1
|
|
tagArrayBanks=1
|
|
|
|
[system.ruby.memctrl_clk_domain]
|
|
type=DerivedClockDomain
|
|
clk_divider=3
|
|
clk_domain=system.ruby.clk_domain
|
|
|
|
[system.ruby.network]
|
|
type=SimpleNetwork
|
|
children=ext_links0 ext_links1 ext_links2 int_links0 int_links1 int_links2 routers0 routers1 routers2 routers3
|
|
adaptive_routing=false
|
|
buffer_size=0
|
|
clk_domain=system.ruby.clk_domain
|
|
control_msg_size=8
|
|
endpoint_bandwidth=1000
|
|
ext_links=system.ruby.network.ext_links0 system.ruby.network.ext_links1 system.ruby.network.ext_links2
|
|
int_links=system.ruby.network.int_links0 system.ruby.network.int_links1 system.ruby.network.int_links2
|
|
number_of_virtual_networks=10
|
|
routers=system.ruby.network.routers0 system.ruby.network.routers1 system.ruby.network.routers2 system.ruby.network.routers3
|
|
ruby_system=system.ruby
|
|
topology=Crossbar
|
|
|
|
[system.ruby.network.ext_links0]
|
|
type=SimpleExtLink
|
|
bandwidth_factor=16
|
|
ext_node=system.ruby.l1_cntrl0
|
|
int_node=system.ruby.network.routers0
|
|
latency=1
|
|
link_id=0
|
|
weight=1
|
|
|
|
[system.ruby.network.ext_links1]
|
|
type=SimpleExtLink
|
|
bandwidth_factor=16
|
|
ext_node=system.ruby.l2_cntrl0
|
|
int_node=system.ruby.network.routers1
|
|
latency=1
|
|
link_id=1
|
|
weight=1
|
|
|
|
[system.ruby.network.ext_links2]
|
|
type=SimpleExtLink
|
|
bandwidth_factor=16
|
|
ext_node=system.ruby.dir_cntrl0
|
|
int_node=system.ruby.network.routers2
|
|
latency=1
|
|
link_id=2
|
|
weight=1
|
|
|
|
[system.ruby.network.int_links0]
|
|
type=SimpleIntLink
|
|
bandwidth_factor=16
|
|
latency=1
|
|
link_id=3
|
|
node_a=system.ruby.network.routers0
|
|
node_b=system.ruby.network.routers3
|
|
weight=1
|
|
|
|
[system.ruby.network.int_links1]
|
|
type=SimpleIntLink
|
|
bandwidth_factor=16
|
|
latency=1
|
|
link_id=4
|
|
node_a=system.ruby.network.routers1
|
|
node_b=system.ruby.network.routers3
|
|
weight=1
|
|
|
|
[system.ruby.network.int_links2]
|
|
type=SimpleIntLink
|
|
bandwidth_factor=16
|
|
latency=1
|
|
link_id=5
|
|
node_a=system.ruby.network.routers2
|
|
node_b=system.ruby.network.routers3
|
|
weight=1
|
|
|
|
[system.ruby.network.routers0]
|
|
type=Switch
|
|
clk_domain=system.ruby.clk_domain
|
|
router_id=0
|
|
virt_nets=10
|
|
|
|
[system.ruby.network.routers1]
|
|
type=Switch
|
|
clk_domain=system.ruby.clk_domain
|
|
router_id=1
|
|
virt_nets=10
|
|
|
|
[system.ruby.network.routers2]
|
|
type=Switch
|
|
clk_domain=system.ruby.clk_domain
|
|
router_id=2
|
|
virt_nets=10
|
|
|
|
[system.ruby.network.routers3]
|
|
type=Switch
|
|
clk_domain=system.ruby.clk_domain
|
|
router_id=3
|
|
virt_nets=10
|
|
|
|
[system.ruby.profiler]
|
|
type=RubyProfiler
|
|
all_instructions=false
|
|
hot_lines=false
|
|
num_of_sequencers=1
|
|
ruby_system=system.ruby
|
|
|
|
[system.sys_port_proxy]
|
|
type=RubyPortProxy
|
|
access_phys_mem=true
|
|
clk_domain=system.clk_domain
|
|
ruby_system=system.ruby
|
|
support_data_reqs=true
|
|
support_inst_reqs=true
|
|
system=system
|
|
using_network_tester=false
|
|
using_ruby_tester=false
|
|
version=0
|
|
slave=system.system_port
|
|
|
|
[system.voltage_domain]
|
|
type=VoltageDomain
|
|
voltage=1.000000
|
|
|