d3fba5aa30
and PhysicalMemory. *No* support for caches or O3CPU.
Note that properly setting cpu_id on all CPUs is now required
for correct operation.
src/arch/SConscript:
src/base/traceflags.py:
src/cpu/base.hh:
src/cpu/simple/atomic.cc:
src/cpu/simple/timing.cc:
src/cpu/simple/timing.hh:
src/mem/physical.cc:
src/mem/physical.hh:
src/mem/request.hh:
src/python/m5/objects/BaseCPU.py:
tests/configs/simple-atomic.py:
tests/configs/simple-timing.py:
tests/configs/tsunami-simple-atomic-dual.py:
tests/configs/tsunami-simple-atomic.py:
tests/configs/tsunami-simple-timing-dual.py:
tests/configs/tsunami-simple-timing.py:
Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing)
and PhysicalMemory. *No* support for caches or O3CPU.
--HG--
extra : convert_revision : 6ce982d44924cc477e049b9adf359818908e72be
|
||
|---|---|---|
| .. | ||
| o3-timing-mp.py | ||
| o3-timing.py | ||
| simple-atomic-mp.py | ||
| simple-atomic.py | ||
| simple-timing-mp.py | ||
| simple-timing.py | ||
| tsunami-simple-atomic-dual.py | ||
| tsunami-simple-atomic.py | ||
| tsunami-simple-timing-dual.py | ||
| tsunami-simple-timing.py | ||