sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
gem5/src/arch
History
Mitch Hayenga ccf4f6c3d7 arm: Change TLB Software Caching 
In ARM, certain variables are only updated when a necessary change is
detected.  Having 2 SMT threads share a TLB resulted in these not being
updated as required.  This patch adds a thread context identifer to
assist in the invalidation of these variables.
2015-09-30 11:14:19 -05:00
..
alpha isa,cpu: Add support for FS SMT Interrupts 2015-09-30 11:14:19 -05:00
arm arm: Change TLB Software Caching 2015-09-30 11:14:19 -05:00
generic sim: Refactor the serialization base class 2015-07-07 09:51:03 +01:00
mips revert 5af8f40d8f2c 2015-07-28 01:58:04 -05:00
null cpu,isa,mem: Add per-thread wakeup logic 2015-09-30 11:14:19 -05:00
power revert 5af8f40d8f2c 2015-07-28 01:58:04 -05:00
sparc isa,cpu: Add support for FS SMT Interrupts 2015-09-30 11:14:19 -05:00
x86 cpu,isa,mem: Add per-thread wakeup logic 2015-09-30 11:14:19 -05:00
isa_parser.py revert 5af8f40d8f2c 2015-07-28 01:58:04 -05:00
micro_asm.py scons: add slicc and ply to sys.path and PYTHONPATH so everyone has access 2009-09-22 15:24:16 -07:00
micro_asm_test.py Add a second section to make sure the ROM is extended properly. 2007-05-31 22:21:21 +00:00
SConscript revert 5af8f40d8f2c 2015-07-28 01:58:04 -05:00