This patch includes the necessary regression updates to test the new ruby configuration system. The patch includes support for multiple ruby protocols and adds the ruby random tester. The patch removes atomic mode test for ruby since ruby does not support atomic mode acceses. These tests can be added back in when ruby supports atomic mode for real. --HG-- rename : tests/quick/50.memtest/test.py => tests/quick/60.rubytest/test.py
572 lines
18 KiB
Text
572 lines
18 KiB
Text
|
|
================ Begin RubySystem Configuration Print ================
|
|
|
|
RubySystem config:
|
|
random_seed: 1234
|
|
randomization: 1
|
|
cycle_period: 1
|
|
block_size_bytes: 64
|
|
block_size_bits: 6
|
|
memory_size_bytes: 134217728
|
|
memory_size_bits: 27
|
|
|
|
Network Configuration
|
|
---------------------
|
|
network: SIMPLE_NETWORK
|
|
topology:
|
|
|
|
virtual_net_0: active, unordered
|
|
virtual_net_1: active, unordered
|
|
virtual_net_2: active, unordered
|
|
virtual_net_3: active, unordered
|
|
virtual_net_4: active, ordered
|
|
virtual_net_5: active, ordered
|
|
virtual_net_6: inactive
|
|
virtual_net_7: inactive
|
|
virtual_net_8: inactive
|
|
virtual_net_9: inactive
|
|
|
|
|
|
Profiler Configuration
|
|
----------------------
|
|
periodic_stats_period: 1000000
|
|
|
|
================ End RubySystem Configuration Print ================
|
|
|
|
|
|
Real time: Jan/27/2010 22:06:46
|
|
|
|
Profiler Stats
|
|
--------------
|
|
Elapsed_time_in_seconds: 1
|
|
Elapsed_time_in_minutes: 0.0166667
|
|
Elapsed_time_in_hours: 0.000277778
|
|
Elapsed_time_in_days: 1.15741e-05
|
|
|
|
Virtual_time_in_seconds: 0.52
|
|
Virtual_time_in_minutes: 0.00866667
|
|
Virtual_time_in_hours: 0.000144444
|
|
Virtual_time_in_days: 6.01852e-06
|
|
|
|
Ruby_current_time: 225461
|
|
Ruby_start_time: 0
|
|
Ruby_cycles: 225461
|
|
|
|
mbytes_resident: 29.9023
|
|
mbytes_total: 29.9102
|
|
resident_ratio: 1
|
|
|
|
Total_misses: 0
|
|
total_misses: 0 [ 0 ]
|
|
user_misses: 0 [ 0 ]
|
|
supervisor_misses: 0 [ 0 ]
|
|
|
|
ruby_cycles_executed: 225462 [ 225462 ]
|
|
|
|
transactions_started: 0 [ 0 ]
|
|
transactions_ended: 0 [ 0 ]
|
|
cycles_per_transaction: 0 [ 0 ]
|
|
misses_per_transaction: 0 [ 0 ]
|
|
|
|
|
|
Busy Controller Counts:
|
|
L1Cache-0:0
|
|
Directory-0:0
|
|
|
|
|
|
Busy Bank Count:0
|
|
|
|
sequencer_requests_outstanding: [binsize: 1 max: 16 count: 1003 average: 15.7986 | standard deviation: 1.13201 | 0 1 1 1 1 1 1 1 1 1 1 1 1 1 2 81 907 ]
|
|
|
|
All Non-Zero Cycle Demand Cache Accesses
|
|
----------------------------------------
|
|
miss_latency: [binsize: 128 max: 18718 count: 988 average: 3556.09 | standard deviation: 5195.8 | 86 11 48 73 73 53 86 67 49 36 30 35 19 12 10 8 6 12 9 7 3 4 7 1 5 3 4 2 4 1 4 1 3 3 1 1 3 4 1 2 1 0 1 0 0 0 0 2 0 1 2 2 0 0 0 2 0 0 0 0 0 0 0 2 1 2 0 0 0 1 0 1 1 0 1 5 2 1 0 0 3 2 3 0 2 2 1 2 2 2 2 1 2 4 3 0 1 4 6 6 2 2 3 7 4 3 5 3 2 2 3 6 4 1 5 3 3 6 6 2 4 4 4 3 4 4 6 4 0 1 0 1 0 4 1 1 1 0 0 0 2 2 3 1 0 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
|
miss_latency_2: [binsize: 128 max: 17088 count: 100 average: 3614.25 | standard deviation: 5411.44 | 9 2 4 7 8 6 10 6 5 4 2 4 3 2 0 0 0 3 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 1 0 1 1 0 0 1 0 0 0 2 0 0 0 1 0 2 1 0 1 1 0 0 0 0 0 0 0 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
|
miss_latency_3: [binsize: 128 max: 18718 count: 888 average: 3549.54 | standard deviation: 5174.08 | 77 9 44 66 65 47 76 61 44 32 28 31 16 10 10 8 6 9 9 6 2 4 6 1 5 3 4 2 4 1 4 1 3 2 1 0 3 4 1 2 1 0 1 0 0 0 0 2 0 1 2 2 0 0 0 2 0 0 0 0 0 0 0 2 1 2 0 0 0 1 0 1 1 0 1 5 2 1 0 0 2 2 3 0 2 1 1 2 2 2 2 1 2 4 3 0 1 3 6 5 1 1 3 6 3 3 5 2 2 2 3 4 4 1 5 2 3 4 5 2 3 3 4 3 4 4 6 4 0 1 0 0 0 2 1 1 1 0 0 0 2 2 3 1 0 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
|
|
|
All Non-Zero Cycle SW Prefetch Requests
|
|
------------------------------------
|
|
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
Request vs. RubySystem State Profile
|
|
--------------------------------
|
|
|
|
|
|
filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
Message Delayed Cycles
|
|
----------------------
|
|
Total_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
Total_nonPF_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
virtual_network_0_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
virtual_network_2_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
virtual_network_3_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
virtual_network_8_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
virtual_network_9_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
Resource Usage
|
|
--------------
|
|
page_size: 4096
|
|
user_time: 0
|
|
system_time: 0
|
|
page_reclaims: 6560
|
|
page_faults: 1853
|
|
swaps: 0
|
|
block_inputs: 0
|
|
block_outputs: 0
|
|
|
|
Network Stats
|
|
-------------
|
|
|
|
switch_0_inlinks: 2
|
|
switch_0_outlinks: 2
|
|
links_utilized_percent_switch_0: 0.133285
|
|
links_utilized_percent_switch_0_link_0: 0.0488166 bw: 640000 base_latency: 1
|
|
links_utilized_percent_switch_0_link_1: 0.217754 bw: 160000 base_latency: 1
|
|
|
|
outgoing_messages_switch_0_link_0_Response_Data: 881 63432 [ 0 881 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_0_link_0_Writeback_Control: 876 7008 [ 0 0 876 0 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_0_link_1_Request_Control: 882 7056 [ 0 0 0 882 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_0_link_1_Writeback_Data: 788 56736 [ 788 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_0_link_1_Writeback_Control: 965 7720 [ 88 0 0 877 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_0_link_1_Unblock_Control: 880 7040 [ 880 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
switch_1_inlinks: 2
|
|
switch_1_outlinks: 2
|
|
links_utilized_percent_switch_1: 0.124828
|
|
links_utilized_percent_switch_1_link_0: 0.0543886 bw: 640000 base_latency: 1
|
|
links_utilized_percent_switch_1_link_1: 0.195267 bw: 160000 base_latency: 1
|
|
|
|
outgoing_messages_switch_1_link_0_Request_Control: 882 7056 [ 0 0 0 882 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_1_link_0_Writeback_Data: 787 56664 [ 787 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_1_link_0_Writeback_Control: 965 7720 [ 88 0 0 877 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_1_link_0_Unblock_Control: 880 7040 [ 880 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_1_link_1_Response_Data: 881 63432 [ 0 881 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_1_link_1_Writeback_Control: 876 7008 [ 0 0 876 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
switch_2_inlinks: 2
|
|
switch_2_outlinks: 2
|
|
links_utilized_percent_switch_2: 0.20641
|
|
links_utilized_percent_switch_2_link_0: 0.195267 bw: 160000 base_latency: 1
|
|
links_utilized_percent_switch_2_link_1: 0.217554 bw: 160000 base_latency: 1
|
|
|
|
outgoing_messages_switch_2_link_0_Response_Data: 881 63432 [ 0 881 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_2_link_0_Writeback_Control: 876 7008 [ 0 0 876 0 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_2_link_1_Request_Control: 882 7056 [ 0 0 0 882 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_2_link_1_Writeback_Data: 787 56664 [ 787 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_2_link_1_Writeback_Control: 965 7720 [ 88 0 0 877 0 0 0 0 0 0 ] base_latency: 1
|
|
outgoing_messages_switch_2_link_1_Unblock_Control: 880 7040 [ 880 0 0 0 0 0 0 0 0 0 ] base_latency: 1
|
|
|
|
Cache Stats: system.ruby.network.topology.ext_links0.ext_node.sequencer.icache
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_total_misses: 0
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_total_demand_misses: 0
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_total_prefetches: 0
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_total_sw_prefetches: 0
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_total_hw_prefetches: 0
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_misses_per_transaction: nan
|
|
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_request_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
Cache Stats: system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_total_misses: 882
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_total_demand_misses: 882
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_total_prefetches: 0
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_total_sw_prefetches: 0
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_total_hw_prefetches: 0
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_misses_per_transaction: inf
|
|
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_request_type_LD: 10.3175%
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_request_type_ST: 89.6825%
|
|
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_access_mode_type_SupervisorMode: 882 100%
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_request_size: [binsize: 1 max: 4 count: 882 average: 1.30952 | standard deviation: 0.913389 | 0 791 0 0 91 ]
|
|
|
|
Cache Stats: system.ruby.network.topology.ext_links0.ext_node.L2cacheMemory
|
|
system.ruby.network.topology.ext_links0.ext_node.L2cacheMemory_total_misses: 0
|
|
system.ruby.network.topology.ext_links0.ext_node.L2cacheMemory_total_demand_misses: 0
|
|
system.ruby.network.topology.ext_links0.ext_node.L2cacheMemory_total_prefetches: 0
|
|
system.ruby.network.topology.ext_links0.ext_node.L2cacheMemory_total_sw_prefetches: 0
|
|
system.ruby.network.topology.ext_links0.ext_node.L2cacheMemory_total_hw_prefetches: 0
|
|
system.ruby.network.topology.ext_links0.ext_node.L2cacheMemory_misses_per_transaction: nan
|
|
|
|
system.ruby.network.topology.ext_links0.ext_node.L2cacheMemory_request_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
|
|
|
--- L1Cache 0 ---
|
|
- Event Counts -
|
|
Load 101
|
|
Ifetch 0
|
|
Store 891
|
|
L2_Replacement 877
|
|
L1_to_L2 322098
|
|
L2_to_L1D 26
|
|
L2_to_L1I 0
|
|
Other_GETX 0
|
|
Other_GETS 0
|
|
Ack 0
|
|
Shared_Ack 0
|
|
Data 0
|
|
Shared_Data 0
|
|
Exclusive_Data 881
|
|
Writeback_Ack 876
|
|
Writeback_Nack 0
|
|
All_acks 0
|
|
All_acks_no_sharers 881
|
|
|
|
- Transitions -
|
|
I Load 91
|
|
I Ifetch 0 <--
|
|
I Store 791
|
|
I L2_Replacement 0 <--
|
|
I L1_to_L2 0 <--
|
|
I L2_to_L1D 0 <--
|
|
I L2_to_L1I 0 <--
|
|
I Other_GETX 0 <--
|
|
I Other_GETS 0 <--
|
|
|
|
S Load 0 <--
|
|
S Ifetch 0 <--
|
|
S Store 0 <--
|
|
S L2_Replacement 0 <--
|
|
S L1_to_L2 0 <--
|
|
S L2_to_L1D 0 <--
|
|
S L2_to_L1I 0 <--
|
|
S Other_GETX 0 <--
|
|
S Other_GETS 0 <--
|
|
|
|
O Load 0 <--
|
|
O Ifetch 0 <--
|
|
O Store 0 <--
|
|
O L2_Replacement 0 <--
|
|
O L1_to_L2 0 <--
|
|
O L2_to_L1D 0 <--
|
|
O L2_to_L1I 0 <--
|
|
O Other_GETX 0 <--
|
|
O Other_GETS 0 <--
|
|
|
|
M Load 0 <--
|
|
M Ifetch 0 <--
|
|
M Store 0 <--
|
|
M L2_Replacement 88
|
|
M L1_to_L2 88
|
|
M L2_to_L1D 0 <--
|
|
M L2_to_L1I 0 <--
|
|
M Other_GETX 0 <--
|
|
M Other_GETS 0 <--
|
|
|
|
MM Load 10
|
|
MM Ifetch 0 <--
|
|
MM Store 95
|
|
MM L2_Replacement 789
|
|
MM L1_to_L2 817
|
|
MM L2_to_L1D 26
|
|
MM L2_to_L1I 0 <--
|
|
MM Other_GETX 0 <--
|
|
MM Other_GETS 0 <--
|
|
|
|
IM Load 0 <--
|
|
IM Ifetch 0 <--
|
|
IM Store 0 <--
|
|
IM L2_Replacement 0 <--
|
|
IM L1_to_L2 282750
|
|
IM Other_GETX 0 <--
|
|
IM Other_GETS 0 <--
|
|
IM Ack 0 <--
|
|
IM Data 0 <--
|
|
IM Exclusive_Data 791
|
|
|
|
SM Load 0 <--
|
|
SM Ifetch 0 <--
|
|
SM Store 0 <--
|
|
SM L2_Replacement 0 <--
|
|
SM L1_to_L2 0 <--
|
|
SM Other_GETX 0 <--
|
|
SM Other_GETS 0 <--
|
|
SM Ack 0 <--
|
|
SM Data 0 <--
|
|
|
|
OM Load 0 <--
|
|
OM Ifetch 0 <--
|
|
OM Store 0 <--
|
|
OM L2_Replacement 0 <--
|
|
OM L1_to_L2 0 <--
|
|
OM Other_GETX 0 <--
|
|
OM Other_GETS 0 <--
|
|
OM Ack 0 <--
|
|
OM All_acks 0 <--
|
|
OM All_acks_no_sharers 0 <--
|
|
|
|
ISM Load 0 <--
|
|
ISM Ifetch 0 <--
|
|
ISM Store 0 <--
|
|
ISM L2_Replacement 0 <--
|
|
ISM L1_to_L2 0 <--
|
|
ISM Ack 0 <--
|
|
ISM All_acks_no_sharers 0 <--
|
|
|
|
M_W Load 0 <--
|
|
M_W Ifetch 0 <--
|
|
M_W Store 1
|
|
M_W L2_Replacement 0 <--
|
|
M_W L1_to_L2 975
|
|
M_W Ack 0 <--
|
|
M_W All_acks_no_sharers 89
|
|
|
|
MM_W Load 0 <--
|
|
MM_W Ifetch 0 <--
|
|
MM_W Store 1
|
|
MM_W L2_Replacement 0 <--
|
|
MM_W L1_to_L2 10999
|
|
MM_W Ack 0 <--
|
|
MM_W All_acks_no_sharers 792
|
|
|
|
IS Load 0 <--
|
|
IS Ifetch 0 <--
|
|
IS Store 0 <--
|
|
IS L2_Replacement 0 <--
|
|
IS L1_to_L2 26469
|
|
IS Other_GETX 0 <--
|
|
IS Other_GETS 0 <--
|
|
IS Ack 0 <--
|
|
IS Shared_Ack 0 <--
|
|
IS Data 0 <--
|
|
IS Shared_Data 0 <--
|
|
IS Exclusive_Data 90
|
|
|
|
SS Load 0 <--
|
|
SS Ifetch 0 <--
|
|
SS Store 0 <--
|
|
SS L2_Replacement 0 <--
|
|
SS L1_to_L2 0 <--
|
|
SS Ack 0 <--
|
|
SS Shared_Ack 0 <--
|
|
SS All_acks 0 <--
|
|
SS All_acks_no_sharers 0 <--
|
|
|
|
OI Load 0 <--
|
|
OI Ifetch 0 <--
|
|
OI Store 0 <--
|
|
OI L2_Replacement 0 <--
|
|
OI L1_to_L2 0 <--
|
|
OI Other_GETX 0 <--
|
|
OI Other_GETS 0 <--
|
|
OI Writeback_Ack 0 <--
|
|
|
|
MI Load 0 <--
|
|
MI Ifetch 0 <--
|
|
MI Store 3
|
|
MI L2_Replacement 0 <--
|
|
MI L1_to_L2 0 <--
|
|
MI Other_GETX 0 <--
|
|
MI Other_GETS 0 <--
|
|
MI Writeback_Ack 876
|
|
|
|
II Load 0 <--
|
|
II Ifetch 0 <--
|
|
II Store 0 <--
|
|
II L2_Replacement 0 <--
|
|
II L1_to_L2 0 <--
|
|
II Other_GETX 0 <--
|
|
II Other_GETS 0 <--
|
|
II Writeback_Ack 0 <--
|
|
II Writeback_Nack 0 <--
|
|
|
|
Memory controller: system.ruby.network.topology.ext_links1.ext_node.memBuffer:
|
|
memory_total_requests: 1668
|
|
memory_reads: 881
|
|
memory_writes: 787
|
|
memory_refreshes: 470
|
|
memory_total_request_delays: 1066
|
|
memory_delays_per_request: 0.639089
|
|
memory_delays_in_input_queue: 148
|
|
memory_delays_behind_head_of_bank_queue: 0
|
|
memory_delays_stalled_at_head_of_bank_queue: 918
|
|
memory_stalls_for_bank_busy: 195
|
|
memory_stalls_for_random_busy: 0
|
|
memory_stalls_for_anti_starvation: 0
|
|
memory_stalls_for_arbitration: 77
|
|
memory_stalls_for_bus: 376
|
|
memory_stalls_for_tfaw: 0
|
|
memory_stalls_for_read_write_turnaround: 154
|
|
memory_stalls_for_read_read_turnaround: 116
|
|
accesses_per_bank: 46 46 48 83 76 73 83 52 38 57 51 55 52 49 41 48 49 44 44 60 51 41 58 49 42 38 55 47 50 52 39 51
|
|
|
|
--- Directory 0 ---
|
|
- Event Counts -
|
|
GETX 895
|
|
GETS 90
|
|
PUT 1525
|
|
Unblock 878
|
|
Writeback_Clean 0
|
|
Writeback_Dirty 0
|
|
Writeback_Exclusive_Clean 88
|
|
Writeback_Exclusive_Dirty 787
|
|
DMA_READ 0
|
|
DMA_WRITE 0
|
|
Memory_Data 881
|
|
Memory_Ack 787
|
|
Ack 0
|
|
Shared_Ack 0
|
|
Shared_Data 0
|
|
Exclusive_Data 0
|
|
All_acks_and_data 0
|
|
All_acks_and_data_no_sharers 0
|
|
|
|
- Transitions -
|
|
NO GETX 0 <--
|
|
NO GETS 0 <--
|
|
NO PUT 876
|
|
NO DMA_READ 0 <--
|
|
NO DMA_WRITE 0 <--
|
|
|
|
O GETX 0 <--
|
|
O GETS 0 <--
|
|
O PUT 0 <--
|
|
O DMA_READ 0 <--
|
|
O DMA_WRITE 0 <--
|
|
|
|
E GETX 791
|
|
E GETS 90
|
|
E PUT 0 <--
|
|
E DMA_READ 0 <--
|
|
E DMA_WRITE 0 <--
|
|
|
|
NO_B GETX 0 <--
|
|
NO_B GETS 0 <--
|
|
NO_B PUT 649
|
|
NO_B Unblock 878
|
|
NO_B DMA_READ 0 <--
|
|
NO_B DMA_WRITE 0 <--
|
|
|
|
O_B GETX 0 <--
|
|
O_B GETS 0 <--
|
|
O_B PUT 0 <--
|
|
O_B Unblock 0 <--
|
|
O_B DMA_READ 0 <--
|
|
O_B DMA_WRITE 0 <--
|
|
|
|
NO_B_W GETX 0 <--
|
|
NO_B_W GETS 0 <--
|
|
NO_B_W PUT 0 <--
|
|
NO_B_W Unblock 0 <--
|
|
NO_B_W DMA_READ 0 <--
|
|
NO_B_W DMA_WRITE 0 <--
|
|
NO_B_W Memory_Data 881
|
|
|
|
O_B_W GETX 0 <--
|
|
O_B_W GETS 0 <--
|
|
O_B_W PUT 0 <--
|
|
O_B_W Unblock 0 <--
|
|
O_B_W DMA_READ 0 <--
|
|
O_B_W DMA_WRITE 0 <--
|
|
O_B_W Memory_Data 0 <--
|
|
|
|
NO_W GETX 0 <--
|
|
NO_W GETS 0 <--
|
|
NO_W PUT 0 <--
|
|
NO_W DMA_READ 0 <--
|
|
NO_W DMA_WRITE 0 <--
|
|
NO_W Memory_Data 0 <--
|
|
|
|
O_W GETX 0 <--
|
|
O_W GETS 0 <--
|
|
O_W PUT 0 <--
|
|
O_W DMA_READ 0 <--
|
|
O_W DMA_WRITE 0 <--
|
|
O_W Memory_Data 0 <--
|
|
|
|
NO_DW_B_W GETX 0 <--
|
|
NO_DW_B_W GETS 0 <--
|
|
NO_DW_B_W PUT 0 <--
|
|
NO_DW_B_W DMA_READ 0 <--
|
|
NO_DW_B_W DMA_WRITE 0 <--
|
|
NO_DW_B_W Ack 0 <--
|
|
NO_DW_B_W Exclusive_Data 0 <--
|
|
NO_DW_B_W All_acks_and_data_no_sharers 0 <--
|
|
|
|
NO_DR_B_W GETX 0 <--
|
|
NO_DR_B_W GETS 0 <--
|
|
NO_DR_B_W PUT 0 <--
|
|
NO_DR_B_W DMA_READ 0 <--
|
|
NO_DR_B_W DMA_WRITE 0 <--
|
|
NO_DR_B_W Memory_Data 0 <--
|
|
NO_DR_B_W Ack 0 <--
|
|
NO_DR_B_W Shared_Ack 0 <--
|
|
NO_DR_B_W Shared_Data 0 <--
|
|
NO_DR_B_W Exclusive_Data 0 <--
|
|
|
|
NO_DR_B_D GETX 0 <--
|
|
NO_DR_B_D GETS 0 <--
|
|
NO_DR_B_D PUT 0 <--
|
|
NO_DR_B_D DMA_READ 0 <--
|
|
NO_DR_B_D DMA_WRITE 0 <--
|
|
NO_DR_B_D Ack 0 <--
|
|
NO_DR_B_D Shared_Ack 0 <--
|
|
NO_DR_B_D Shared_Data 0 <--
|
|
NO_DR_B_D Exclusive_Data 0 <--
|
|
NO_DR_B_D All_acks_and_data 0 <--
|
|
NO_DR_B_D All_acks_and_data_no_sharers 0 <--
|
|
|
|
NO_DR_B GETX 0 <--
|
|
NO_DR_B GETS 0 <--
|
|
NO_DR_B PUT 0 <--
|
|
NO_DR_B DMA_READ 0 <--
|
|
NO_DR_B DMA_WRITE 0 <--
|
|
NO_DR_B Ack 0 <--
|
|
NO_DR_B Shared_Ack 0 <--
|
|
NO_DR_B Shared_Data 0 <--
|
|
NO_DR_B Exclusive_Data 0 <--
|
|
NO_DR_B All_acks_and_data 0 <--
|
|
NO_DR_B All_acks_and_data_no_sharers 0 <--
|
|
|
|
NO_DW_W GETX 0 <--
|
|
NO_DW_W GETS 0 <--
|
|
NO_DW_W PUT 0 <--
|
|
NO_DW_W DMA_READ 0 <--
|
|
NO_DW_W DMA_WRITE 0 <--
|
|
NO_DW_W Memory_Ack 0 <--
|
|
|
|
O_DR_B_W GETX 0 <--
|
|
O_DR_B_W GETS 0 <--
|
|
O_DR_B_W PUT 0 <--
|
|
O_DR_B_W DMA_READ 0 <--
|
|
O_DR_B_W DMA_WRITE 0 <--
|
|
O_DR_B_W Memory_Data 0 <--
|
|
|
|
O_DR_B GETX 0 <--
|
|
O_DR_B GETS 0 <--
|
|
O_DR_B PUT 0 <--
|
|
O_DR_B DMA_READ 0 <--
|
|
O_DR_B DMA_WRITE 0 <--
|
|
O_DR_B Ack 0 <--
|
|
O_DR_B All_acks_and_data_no_sharers 0 <--
|
|
|
|
WB GETX 35
|
|
WB GETS 0 <--
|
|
WB PUT 0 <--
|
|
WB Unblock 0 <--
|
|
WB Writeback_Clean 0 <--
|
|
WB Writeback_Dirty 0 <--
|
|
WB Writeback_Exclusive_Clean 88
|
|
WB Writeback_Exclusive_Dirty 787
|
|
WB DMA_READ 0 <--
|
|
WB DMA_WRITE 0 <--
|
|
|
|
WB_O_W GETX 0 <--
|
|
WB_O_W GETS 0 <--
|
|
WB_O_W PUT 0 <--
|
|
WB_O_W DMA_READ 0 <--
|
|
WB_O_W DMA_WRITE 0 <--
|
|
WB_O_W Memory_Ack 0 <--
|
|
|
|
WB_E_W GETX 69
|
|
WB_E_W GETS 0 <--
|
|
WB_E_W PUT 0 <--
|
|
WB_E_W DMA_READ 0 <--
|
|
WB_E_W DMA_WRITE 0 <--
|
|
WB_E_W Memory_Ack 787
|
|
|