77 lines
2.8 KiB
C++
77 lines
2.8 KiB
C++
/*
|
|
* Copyright (c) 2004-2006 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Kevin Lim
|
|
*/
|
|
|
|
#include "arch/alpha/types.hh"
|
|
#include "cpu/o3/thread_context.hh"
|
|
|
|
template <class Impl>
|
|
class AlphaTC : public O3ThreadContext<Impl>
|
|
{
|
|
public:
|
|
#if FULL_SYSTEM
|
|
/** Returns pointer to the quiesce event. */
|
|
virtual EndQuiesceEvent *getQuiesceEvent()
|
|
{
|
|
return this->thread->quiesceEvent;
|
|
}
|
|
#endif
|
|
|
|
virtual uint64_t readNextNPC()
|
|
{
|
|
return this->readNextPC() + sizeof(TheISA::MachInst);
|
|
}
|
|
|
|
virtual void setNextNPC(uint64_t val)
|
|
{
|
|
panic("Alpha has no NextNPC!");
|
|
}
|
|
|
|
virtual void changeRegFileContext(TheISA::RegContextParam param,
|
|
TheISA::RegContextVal val)
|
|
{ panic("Not supported on Alpha!"); }
|
|
|
|
|
|
/** This function exits the thread context in the CPU and returns
|
|
* 1 if the CPU has no more active threads (meaning it's OK to exit);
|
|
* Used in syscall-emulation mode when a thread executes the 'exit'
|
|
* syscall.
|
|
*/
|
|
virtual int exit()
|
|
{
|
|
this->deallocate();
|
|
|
|
// If there are still threads executing in the system
|
|
if (this->cpu->numActiveThreads())
|
|
return 0; // don't exit simulation
|
|
else
|
|
return 1; // exit simulation
|
|
}
|
|
};
|