90dd745ff6
In order to ensure correct functionality of switch CPUs, the TLB walker ports must be connected to the Ruby system in x86 simulation. This fixes x86 assertion failures that the TLB walker ports are not connected during the CPU switch process.
210 lines
7 KiB
Python
210 lines
7 KiB
Python
# Copyright (c) 2012 ARM Limited
|
|
# All rights reserved.
|
|
#
|
|
# The license below extends only to copyright in the software and shall
|
|
# not be construed as granting a license to any other intellectual
|
|
# property including but not limited to intellectual property relating
|
|
# to a hardware implementation of the functionality of the software
|
|
# licensed hereunder. You may use the software subject to the license
|
|
# terms below provided that you ensure that this notice is replicated
|
|
# unmodified and in its entirety in all distributions of the software,
|
|
# modified or unmodified, in source code or in binary form.
|
|
#
|
|
# Copyright (c) 2006-2008 The Regents of The University of Michigan
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Steve Reinhardt
|
|
|
|
# Simple test script
|
|
#
|
|
# "m5 test.py"
|
|
|
|
import optparse
|
|
import sys
|
|
|
|
import m5
|
|
from m5.defines import buildEnv
|
|
from m5.objects import *
|
|
from m5.util import addToPath, fatal
|
|
|
|
addToPath('../common')
|
|
addToPath('../ruby')
|
|
addToPath('../topologies')
|
|
|
|
import Options
|
|
import Ruby
|
|
import Simulation
|
|
import CacheConfig
|
|
from Caches import *
|
|
from cpu2000 import *
|
|
|
|
def get_processes(options):
|
|
"""Interprets provided options and returns a list of processes"""
|
|
|
|
multiprocesses = []
|
|
inputs = []
|
|
outputs = []
|
|
errouts = []
|
|
pargs = []
|
|
|
|
workloads = options.cmd.split(';')
|
|
if options.input != "":
|
|
inputs = options.input.split(';')
|
|
if options.output != "":
|
|
outputs = options.output.split(';')
|
|
if options.errout != "":
|
|
errouts = options.errout.split(';')
|
|
if options.options != "":
|
|
pargs = options.options.split(';')
|
|
|
|
idx = 0
|
|
for wrkld in workloads:
|
|
process = LiveProcess()
|
|
process.executable = wrkld
|
|
|
|
if len(pargs) > idx:
|
|
process.cmd = [wrkld] + pargs[idx].split()
|
|
else:
|
|
process.cmd = [wrkld]
|
|
|
|
if len(inputs) > idx:
|
|
process.input = inputs[idx]
|
|
if len(outputs) > idx:
|
|
process.output = outputs[idx]
|
|
if len(errouts) > idx:
|
|
process.errout = errouts[idx]
|
|
|
|
multiprocesses.append(process)
|
|
idx += 1
|
|
|
|
if options.smt:
|
|
assert(options.cpu_type == "detailed" or options.cpu_type == "inorder")
|
|
return multiprocesses, idx
|
|
else:
|
|
return multiprocesses, 1
|
|
|
|
|
|
parser = optparse.OptionParser()
|
|
Options.addCommonOptions(parser)
|
|
Options.addSEOptions(parser)
|
|
|
|
if '--ruby' in sys.argv:
|
|
Ruby.define_options(parser)
|
|
|
|
(options, args) = parser.parse_args()
|
|
|
|
if args:
|
|
print "Error: script doesn't take any positional arguments"
|
|
sys.exit(1)
|
|
|
|
multiprocesses = []
|
|
numThreads = 1
|
|
|
|
if options.bench:
|
|
apps = options.bench.split("-")
|
|
if len(apps) != options.num_cpus:
|
|
print "number of benchmarks not equal to set num_cpus!"
|
|
sys.exit(1)
|
|
|
|
for app in apps:
|
|
try:
|
|
if buildEnv['TARGET_ISA'] == 'alpha':
|
|
exec("workload = %s('alpha', 'tru64', 'ref')" % app)
|
|
else:
|
|
exec("workload = %s(buildEnv['TARGET_ISA'], 'linux', 'ref')" % app)
|
|
multiprocesses.append(workload.makeLiveProcess())
|
|
except:
|
|
print >>sys.stderr, "Unable to find workload for %s: %s" % (buildEnv['TARGET_ISA'], app)
|
|
sys.exit(1)
|
|
elif options.cmd:
|
|
multiprocesses, numThreads = get_processes(options)
|
|
else:
|
|
print >> sys.stderr, "No workload specified. Exiting!\n"
|
|
sys.exit(1)
|
|
|
|
|
|
(CPUClass, test_mem_mode, FutureClass) = Simulation.setCPUClass(options)
|
|
CPUClass.clock = options.clock
|
|
CPUClass.numThreads = numThreads
|
|
|
|
# Check -- do not allow SMT with multiple CPUs
|
|
if options.smt and options.num_cpus > 1:
|
|
fatal("You cannot use SMT with multiple CPUs!")
|
|
|
|
np = options.num_cpus
|
|
system = System(cpu = [CPUClass(cpu_id=i) for i in xrange(np)],
|
|
physmem = SimpleMemory(range=AddrRange("512MB")),
|
|
membus = CoherentBus(), mem_mode = test_mem_mode)
|
|
|
|
# Sanity check
|
|
if options.fastmem and (options.caches or options.l2cache):
|
|
fatal("You cannot use fastmem in combination with caches!")
|
|
|
|
for i in xrange(np):
|
|
if options.smt:
|
|
system.cpu[i].workload = multiprocesses
|
|
elif len(multiprocesses) == 1:
|
|
system.cpu[i].workload = multiprocesses[0]
|
|
else:
|
|
system.cpu[i].workload = multiprocesses[i]
|
|
|
|
if options.fastmem:
|
|
system.cpu[i].fastmem = True
|
|
|
|
if options.checker:
|
|
system.cpu[i].addCheckerCpu()
|
|
|
|
if options.ruby:
|
|
if not (options.cpu_type == "detailed" or options.cpu_type == "timing"):
|
|
print >> sys.stderr, "Ruby requires TimingSimpleCPU or O3CPU!!"
|
|
sys.exit(1)
|
|
|
|
options.use_map = True
|
|
Ruby.create_system(options, system)
|
|
assert(options.num_cpus == len(system.ruby._cpu_ruby_ports))
|
|
|
|
for i in xrange(np):
|
|
ruby_port = system.ruby._cpu_ruby_ports[i]
|
|
|
|
# Create the interrupt controller and connect its ports to Ruby
|
|
system.cpu[i].createInterruptController()
|
|
system.cpu[i].interrupts.pio = ruby_port.master
|
|
system.cpu[i].interrupts.int_master = ruby_port.slave
|
|
system.cpu[i].interrupts.int_slave = ruby_port.master
|
|
|
|
# Connect the cpu's cache ports to Ruby
|
|
system.cpu[i].icache_port = ruby_port.slave
|
|
system.cpu[i].dcache_port = ruby_port.slave
|
|
if buildEnv['TARGET_ISA'] == 'x86':
|
|
system.cpu[i].itb.walker.port = ruby_port.slave
|
|
system.cpu[i].dtb.walker.port = ruby_port.slave
|
|
else:
|
|
system.system_port = system.membus.slave
|
|
system.physmem.port = system.membus.master
|
|
CacheConfig.config_cache(options, system)
|
|
|
|
root = Root(full_system = False, system = system)
|
|
Simulation.run(options, root, system, FutureClass)
|