35 lines
3.4 KiB
Plaintext
35 lines
3.4 KiB
Plaintext
|
|
---------- Begin Simulation Statistics ----------
|
|
host_mem_usage 343656 # Number of bytes of host memory used
|
|
host_seconds 135.85 # Real time elapsed on the host
|
|
host_tick_rate 280979 # Simulator tick rate (ticks/s)
|
|
sim_freq 1000000000 # Frequency of simulated ticks
|
|
sim_seconds 0.038171 # Number of seconds simulated
|
|
sim_ticks 38170519 # Number of ticks simulated
|
|
system.cpu0.num_copies 0 # number of copy accesses completed
|
|
system.cpu0.num_reads 99550 # number of read accesses completed
|
|
system.cpu0.num_writes 53620 # number of write accesses completed
|
|
system.cpu1.num_copies 0 # number of copy accesses completed
|
|
system.cpu1.num_reads 99842 # number of read accesses completed
|
|
system.cpu1.num_writes 53868 # number of write accesses completed
|
|
system.cpu2.num_copies 0 # number of copy accesses completed
|
|
system.cpu2.num_reads 99596 # number of read accesses completed
|
|
system.cpu2.num_writes 53926 # number of write accesses completed
|
|
system.cpu3.num_copies 0 # number of copy accesses completed
|
|
system.cpu3.num_reads 99413 # number of read accesses completed
|
|
system.cpu3.num_writes 53715 # number of write accesses completed
|
|
system.cpu4.num_copies 0 # number of copy accesses completed
|
|
system.cpu4.num_reads 99831 # number of read accesses completed
|
|
system.cpu4.num_writes 53360 # number of write accesses completed
|
|
system.cpu5.num_copies 0 # number of copy accesses completed
|
|
system.cpu5.num_reads 99632 # number of read accesses completed
|
|
system.cpu5.num_writes 53464 # number of write accesses completed
|
|
system.cpu6.num_copies 0 # number of copy accesses completed
|
|
system.cpu6.num_reads 100000 # number of read accesses completed
|
|
system.cpu6.num_writes 53748 # number of write accesses completed
|
|
system.cpu7.num_copies 0 # number of copy accesses completed
|
|
system.cpu7.num_reads 99672 # number of read accesses completed
|
|
system.cpu7.num_writes 53564 # number of write accesses completed
|
|
|
|
---------- End Simulation Statistics ----------
|