arch/mips/isa/bitfields.isa: add RS_SRL bitfield ...these must be set to 0 for a SRL instruction arch/mips/isa/decoder.isa: Make unimplemented instructions Fail instead of just Warn Edits to SRA & SRAV instructions Implement CFC1 instructions Unaligned Memory Access Support (Maybe Not fully functional yet) Enforce a more strict decode policy (in terms of different bitfields set to 0 on certain instructions) arch/mips/isa/formats/branch.isa: Fix disassembly arch/mips/isa/formats/int.isa: Add sign extend Immediate and zero extend Immediate to Int class. Probably a bit unnecessary in the long run since these manipulations could be done in the actually instruction instead of keep a int value arch/mips/isa/formats/mem.isa: Comment/Remove out split-memory access code... revisit this after SimpleCPU works arch/mips/isa/formats/unimp.isa: Add inst2string function to Unimplemented panic. PRints out the instruction binary to help in debuggin arch/mips/isa/formats/unknown.isa: define inst2string function , use in unknown disassembly and panic function arch/mips/isa/operands.isa: Make "Mem" default to a unsigned word since this is MIPS32 arch/mips/isa_traits.hh: change return values to 32 instead of 64 arch/mips/linux_process.cc: assign some syscalls to the right functions cpu/static_inst.hh: more debug functions for MIPS (these will be move to the mips directory soon) mem/page_table.cc: mem/page_table.hh: toward a better implementation for unaligned memory access mem/request.hh: NO ALIGN FAULT flag added to support unaligned memory access sim/syscall_emul.cc: additional SyscallVerbose comments --HG-- extra : convert_revision : 1987d80c9f4ede507f1f0148435e0bee97d2428c
166 lines
5.6 KiB
C++
166 lines
5.6 KiB
C++
// -*- mode:c++ -*-
|
|
|
|
// Copyright (c) 2003-2005 The Regents of The University of Michigan
|
|
// All rights reserved.
|
|
//
|
|
// Redistribution and use in source and binary forms, with or without
|
|
// modification, are permitted provided that the following conditions are
|
|
// met: redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer;
|
|
// redistributions in binary form must reproduce the above copyright
|
|
// notice, this list of conditions and the following disclaimer in the
|
|
// documentation and/or other materials provided with the distribution;
|
|
// neither the name of the copyright holders nor the names of its
|
|
// contributors may be used to endorse or promote products derived from
|
|
// this software without specific prior written permission.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
output header {{
|
|
/**
|
|
* Static instruction class for unimplemented instructions that
|
|
* cause simulator termination. Note that these are recognized
|
|
* (legal) instructions that the simulator does not support; the
|
|
* 'Unknown' class is used for unrecognized/illegal instructions.
|
|
* This is a leaf class.
|
|
*/
|
|
class FailUnimplemented : public MipsStaticInst
|
|
{
|
|
public:
|
|
/// Constructor
|
|
FailUnimplemented(const char *_mnemonic, MachInst _machInst)
|
|
: MipsStaticInst(_mnemonic, _machInst, No_OpClass)
|
|
{
|
|
// don't call execute() (which panics) if we're on a
|
|
// speculative path
|
|
flags[IsNonSpeculative] = true;
|
|
}
|
|
|
|
%(BasicExecDeclare)s
|
|
|
|
std::string
|
|
generateDisassembly(Addr pc, const SymbolTable *symtab) const;
|
|
};
|
|
|
|
/**
|
|
* Base class for unimplemented instructions that cause a warning
|
|
* to be printed (but do not terminate simulation). This
|
|
* implementation is a little screwy in that it will print a
|
|
* warning for each instance of a particular unimplemented machine
|
|
* instruction, not just for each unimplemented opcode. Should
|
|
* probably make the 'warned' flag a static member of the derived
|
|
* class.
|
|
*/
|
|
class WarnUnimplemented : public MipsStaticInst
|
|
{
|
|
private:
|
|
/// Have we warned on this instruction yet?
|
|
mutable bool warned;
|
|
|
|
public:
|
|
/// Constructor
|
|
WarnUnimplemented(const char *_mnemonic, MachInst _machInst)
|
|
: MipsStaticInst(_mnemonic, _machInst, No_OpClass), warned(false)
|
|
{
|
|
// don't call execute() (which panics) if we're on a
|
|
// speculative path
|
|
flags[IsNonSpeculative] = true;
|
|
}
|
|
|
|
%(BasicExecDeclare)s
|
|
|
|
std::string
|
|
generateDisassembly(Addr pc, const SymbolTable *symtab) const;
|
|
};
|
|
}};
|
|
|
|
output decoder {{
|
|
std::string
|
|
FailUnimplemented::generateDisassembly(Addr pc,
|
|
const SymbolTable *symtab) const
|
|
{
|
|
return csprintf("%-10s (unimplemented)", mnemonic);
|
|
}
|
|
|
|
std::string
|
|
WarnUnimplemented::generateDisassembly(Addr pc,
|
|
const SymbolTable *symtab) const
|
|
{
|
|
#ifdef SS_COMPATIBLE_DISASSEMBLY
|
|
return csprintf("%-10s", mnemonic);
|
|
#else
|
|
return csprintf("%-10s (unimplemented)", mnemonic);
|
|
#endif
|
|
}
|
|
}};
|
|
|
|
output exec {{
|
|
Fault
|
|
FailUnimplemented::execute(%(CPU_exec_context)s *xc,
|
|
Trace::InstRecord *traceData) const
|
|
{
|
|
panic("attempt to execute unimplemented instruction '%s' "
|
|
"(inst 0x%08x, opcode 0x%x, binary:%s)", mnemonic, machInst, OPCODE,
|
|
inst2string(machInst));
|
|
return new UnimplementedOpcodeFault;
|
|
}
|
|
|
|
Fault
|
|
WarnUnimplemented::execute(%(CPU_exec_context)s *xc,
|
|
Trace::InstRecord *traceData) const
|
|
{
|
|
if (!warned) {
|
|
warn("instruction '%s' unimplemented\n", mnemonic);
|
|
warned = true;
|
|
}
|
|
|
|
return NoFault;
|
|
}
|
|
}};
|
|
|
|
|
|
def format FailUnimpl() {{
|
|
iop = InstObjParams(name, 'FailUnimplemented')
|
|
decode_block = BasicDecodeWithMnemonic.subst(iop)
|
|
}};
|
|
|
|
def format WarnUnimpl() {{
|
|
iop = InstObjParams(name, 'WarnUnimplemented')
|
|
decode_block = BasicDecodeWithMnemonic.subst(iop)
|
|
}};
|
|
|
|
output header {{
|
|
/**
|
|
* Static instruction class for unknown (illegal) instructions.
|
|
* These cause simulator termination if they are executed in a
|
|
* non-speculative mode. This is a leaf class.
|
|
*/
|
|
class Unknown : public MipsStaticInst
|
|
{
|
|
public:
|
|
/// Constructor
|
|
Unknown(MachInst _machInst)
|
|
: MipsStaticInst("unknown", _machInst, No_OpClass)
|
|
{
|
|
// don't call execute() (which panics) if we're on a
|
|
// speculative path
|
|
flags[IsNonSpeculative] = true;
|
|
}
|
|
|
|
%(BasicExecDeclare)s
|
|
|
|
std::string
|
|
generateDisassembly(Addr pc, const SymbolTable *symtab) const;
|
|
};
|
|
}};
|
|
|