sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
gem5/src/arch/x86
History
Gabe Black 802f13e6bd X86: Make 64 bit unaligned accesses work as well as the other sizes. 
There is a fundemental flaw in how unaligned accesses are supported, but this
is still an improvement.

--HG--
extra : convert_revision : 1c20b524ac24cd4a812c876b067495ee6a7ae29f
2007-08-04 20:22:20 -07:00
..
insts X86: Make 64 bit unaligned accesses work as well as the other sizes. 2007-08-04 20:22:20 -07:00
isa X86: Make 64 bit unaligned accesses work as well as the other sizes. 2007-08-04 20:22:20 -07:00
linux X86: Make the open flags correct. 2007-08-04 20:18:20 -07:00
arguments.hh Add build hooks for x86. 2007-03-03 16:01:48 +00:00
emulenv.cc X86: Start implementing segmentation support. 2007-08-04 20:12:54 -07:00
emulenv.hh X86: Start implementing segmentation support. 2007-08-04 20:12:54 -07:00
faults.hh Make the "name" function const. 2007-07-20 18:24:46 -07:00
floatregfile.cc Add some new source files. 2007-03-05 17:56:26 +00:00
floatregfile.hh Reorganize the floating point register file a little. 2007-03-05 17:57:26 +00:00
interrupts.hh Add build hooks for x86. 2007-03-03 16:01:48 +00:00
intregfile.cc Add some dprintfs 2007-06-12 16:22:35 +00:00
intregfile.hh Add a spot for the condition code portion of the flag register. 2007-07-17 13:26:06 -07:00
intregs.hh Move bitunion code into it's own file. 2007-07-14 17:28:26 -07:00
isa_traits.hh X86: Make sure FP_Base_DepTag is big enough to avoid trouble. 2007-07-30 13:29:56 -07:00
kernel_stats.hh Add build hooks for x86. 2007-03-03 16:01:48 +00:00
locked_mem.hh Stub implementation for x86 2007-03-05 16:08:18 +00:00
miscregfile.cc X86: Start implementing segmentation support. 2007-08-04 20:12:54 -07:00
miscregfile.hh Fill out the miscreg file and add types to miscregs.hh 2007-07-18 16:12:39 -07:00
miscregs.hh X86: Create a base enum value for indexing into a region of the miscregs. 2007-08-04 20:07:42 -07:00
mmaped_ipr.hh Stub implementation for x86. 2007-03-05 16:09:09 +00:00
pagetable.hh Add some new source files. 2007-03-05 17:56:26 +00:00
predecoder.cc Add a special case for "test" which needs an immediate even though everything else with it's opcode doesn't. 2007-07-24 15:37:16 -07:00
predecoder.hh Fixed immediate byte accounting bug. 2007-07-22 02:34:52 +00:00
predecoder_tables.cc The groups of instructions hanging off opcode 71h, 72h, and 73h all need a byte immediate 2007-07-24 15:19:02 -07:00
process.cc X86: Start implementing segmentation support. 2007-08-04 20:12:54 -07:00
process.hh Get X86 to load an elf and start a process for it. 2007-03-06 15:42:30 +00:00
regfile.cc Make the register indices use the appropriate "fold" bit. 2007-07-30 13:25:00 -07:00
regfile.hh *MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg 2007-03-07 15:04:31 -05:00
remote_gdb.cc Add some new source files. 2007-03-05 17:56:26 +00:00
remote_gdb.hh Add in NumGDBRegs so the constructor to the base class can get all it's arguments. 2007-03-05 17:58:15 +00:00
SConscript Pull some hard coded base classes out of the isa description. 2007-07-14 17:14:19 -07:00
SConsopts Rework the way SCons recurses into subdirectories, making it 2007-03-10 23:00:54 -08:00
segmentregs.hh Define symbols for the x86 specialization of the microassembler. 2007-06-21 15:28:08 +00:00
stacktrace.hh Filled in a stub header file for a stacktrace object. I'm still not sure what this is for, and it probably doesn't work on anything but Alpha. 2007-03-05 14:52:28 +00:00
syscallreturn.hh X86: return -return_value.value() on failure. 2007-07-29 01:27:34 -07:00
tlb.hh Add build hooks for x86. 2007-03-03 16:01:48 +00:00
types.hh X86: Start implementing segmentation support. 2007-08-04 20:12:54 -07:00
utility.hh Get rid of the immediate and displacement components of the EmulEnv struct and use them directly out of the instruction. The extra copies are conceptually realistic but are just innefficient as implemented. Also don't use the zeroeth microcode register for general storage since it's now the zero register, and implement a load and a store microops. 2007-06-19 14:18:25 +00:00
vtophys.hh Fill out a stub version of the vtophys header file. 2007-03-05 17:59:04 +00:00
x86_traits.hh Add a spot for the condition code portion of the flag register. 2007-07-17 13:26:06 -07:00