275 lines
9.5 KiB
C++
275 lines
9.5 KiB
C++
/*
|
|
* Copyright (c) 2007 MIPS Technologies, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Korey Sewell
|
|
*
|
|
*/
|
|
|
|
#ifndef __CPU_INORDER_THREAD_CONTEXT_HH__
|
|
#define __CPU_INORDER_THREAD_CONTEXT_HH__
|
|
|
|
#include "cpu/exetrace.hh"
|
|
#include "cpu/thread_context.hh"
|
|
#include "cpu/inorder/thread_state.hh"
|
|
#include "cpu/inorder/cpu.hh"
|
|
|
|
class TranslatingPort;
|
|
|
|
/**
|
|
* Derived ThreadContext class for use with the InOrderCPU. It
|
|
* provides the interface for any external objects to access a
|
|
* single thread's state and some general CPU state. Any time
|
|
* external objects try to update state through this interface,
|
|
* the CPU will create an event to squash all in-flight
|
|
* instructions in order to ensure state is maintained correctly.
|
|
* It must be defined specifically for the InOrderCPU because
|
|
* not all architectural state is located within the O3ThreadState
|
|
* (such as the commit PC, and registers), and specific actions
|
|
* must be taken when using this interface (such as squashing all
|
|
* in-flight instructions when doing a write to this interface).
|
|
*/
|
|
class InOrderThreadContext : public ThreadContext
|
|
{
|
|
public:
|
|
InOrderThreadContext() { }
|
|
|
|
/** Pointer to the CPU. */
|
|
InOrderCPU *cpu;
|
|
|
|
/** Pointer to the thread state that this TC corrseponds to. */
|
|
InOrderThreadState *thread;
|
|
|
|
|
|
/** Returns a pointer to the ITB. */
|
|
TheISA::TLB *getITBPtr() { return cpu->itb; }
|
|
|
|
/** Returns a pointer to the DTB. */
|
|
TheISA::TLB *getDTBPtr() { return cpu->dtb; }
|
|
|
|
System *getSystemPtr() { return cpu->system; }
|
|
|
|
/** Returns a pointer to this CPU. */
|
|
virtual BaseCPU *getCpuPtr() { return cpu; }
|
|
|
|
/** Returns a pointer to this CPU. */
|
|
virtual std::string getCpuName() { return cpu->name(); }
|
|
|
|
/** Reads this CPU's ID. */
|
|
virtual int cpuId() { return cpu->cpuId(); }
|
|
|
|
virtual int contextId() { return thread->contextId(); }
|
|
|
|
virtual void setContextId(int id) { thread->setContextId(id); }
|
|
|
|
/** Returns this thread's ID number. */
|
|
virtual int threadId() { return thread->threadId(); }
|
|
virtual void setThreadId(int id) { return thread->setThreadId(id); }
|
|
|
|
virtual uint64_t readMicroPC()
|
|
{ return 0; }
|
|
|
|
virtual void setMicroPC(uint64_t val) { };
|
|
|
|
virtual uint64_t readNextMicroPC()
|
|
{ return 0; }
|
|
|
|
virtual void setNextMicroPC(uint64_t val) { };
|
|
|
|
virtual TranslatingPort *getMemPort() { return thread->getMemPort(); }
|
|
|
|
/** Returns a pointer to this thread's process. */
|
|
virtual Process *getProcessPtr() { return thread->getProcessPtr(); }
|
|
|
|
/** Returns this thread's status. */
|
|
virtual Status status() const { return thread->status(); }
|
|
|
|
/** Sets this thread's status. */
|
|
virtual void setStatus(Status new_status)
|
|
{ thread->setStatus(new_status); }
|
|
|
|
/** Set the status to Active. Optional delay indicates number of
|
|
* cycles to wait before beginning execution. */
|
|
virtual void activate(int delay = 1);
|
|
|
|
/** Set the status to Suspended. */
|
|
virtual void suspend(int delay = 0);
|
|
|
|
/** Set the status to Unallocated. */
|
|
virtual void deallocate(int delay = 1);
|
|
|
|
/** Set the status to Halted. */
|
|
virtual void halt(int delay = 0);
|
|
|
|
/** Takes over execution of a thread from another CPU. */
|
|
virtual void takeOverFrom(ThreadContext *old_context);
|
|
|
|
/** Registers statistics associated with this TC. */
|
|
virtual void regStats(const std::string &name);
|
|
|
|
/** Serializes state. */
|
|
virtual void serialize(std::ostream &os);
|
|
|
|
/** Unserializes state. */
|
|
virtual void unserialize(Checkpoint *cp, const std::string §ion);
|
|
|
|
/** Returns this thread's ID number. */
|
|
virtual int getThreadNum() { return thread->readTid(); }
|
|
|
|
/** Returns the instruction this thread is currently committing.
|
|
* Only used when an instruction faults.
|
|
*/
|
|
virtual TheISA::MachInst getInst();
|
|
|
|
/** Copies the architectural registers from another TC into this TC. */
|
|
virtual void copyArchRegs(ThreadContext *src_tc);
|
|
|
|
/** Resets all architectural registers to 0. */
|
|
virtual void clearArchRegs();
|
|
|
|
/** Reads an integer register. */
|
|
virtual uint64_t readIntReg(int reg_idx);
|
|
|
|
virtual FloatReg readFloatReg(int reg_idx, int width);
|
|
|
|
virtual FloatReg readFloatReg(int reg_idx);
|
|
|
|
virtual FloatRegBits readFloatRegBits(int reg_idx, int width);
|
|
|
|
virtual FloatRegBits readFloatRegBits(int reg_idx);
|
|
|
|
virtual uint64_t readRegOtherThread(int misc_reg, unsigned tid);
|
|
|
|
/** Sets an integer register to a value. */
|
|
virtual void setIntReg(int reg_idx, uint64_t val);
|
|
|
|
virtual void setFloatReg(int reg_idx, FloatReg val, int width);
|
|
|
|
virtual void setFloatReg(int reg_idx, FloatReg val);
|
|
|
|
virtual void setFloatRegBits(int reg_idx, FloatRegBits val, int width);
|
|
|
|
virtual void setFloatRegBits(int reg_idx, FloatRegBits val);
|
|
|
|
virtual void setRegOtherThread(int misc_reg, const MiscReg &val, unsigned tid);
|
|
|
|
/** Reads this thread's PC. */
|
|
virtual uint64_t readPC()
|
|
{ return cpu->readPC(thread->readTid()); }
|
|
|
|
/** Sets this thread's PC. */
|
|
virtual void setPC(uint64_t val);
|
|
|
|
/** Reads this thread's next PC. */
|
|
virtual uint64_t readNextPC()
|
|
{ return cpu->readNextPC(thread->readTid()); }
|
|
|
|
/** Sets this thread's next PC. */
|
|
virtual void setNextPC(uint64_t val);
|
|
|
|
virtual uint64_t readNextNPC()
|
|
{ return cpu->readNextNPC(thread->readTid()); }
|
|
|
|
virtual void setNextNPC(uint64_t val);
|
|
|
|
/** Reads a miscellaneous register. */
|
|
virtual MiscReg readMiscRegNoEffect(int misc_reg)
|
|
{ return cpu->readMiscRegNoEffect(misc_reg, thread->readTid()); }
|
|
|
|
/** Reads a misc. register, including any side-effects the
|
|
* read might have as defined by the architecture. */
|
|
virtual MiscReg readMiscReg(int misc_reg)
|
|
{ return cpu->readMiscReg(misc_reg, thread->readTid()); }
|
|
|
|
/** Sets a misc. register. */
|
|
virtual void setMiscRegNoEffect(int misc_reg, const MiscReg &val);
|
|
|
|
/** Sets a misc. register, including any side-effects the
|
|
* write might have as defined by the architecture. */
|
|
virtual void setMiscReg(int misc_reg, const MiscReg &val);
|
|
|
|
virtual void activateContext(int delay)
|
|
{ cpu->activateContext(thread->readTid(), delay); }
|
|
|
|
virtual void deallocateContext()
|
|
{ cpu->deallocateContext(thread->readTid()); }
|
|
|
|
/** Returns the number of consecutive store conditional failures. */
|
|
// @todo: Figure out where these store cond failures should go.
|
|
virtual unsigned readStCondFailures()
|
|
{ return thread->storeCondFailures; }
|
|
|
|
/** Sets the number of consecutive store conditional failures. */
|
|
virtual void setStCondFailures(unsigned sc_failures)
|
|
{ thread->storeCondFailures = sc_failures; }
|
|
|
|
// Only really makes sense for old CPU model. Lots of code
|
|
// outside the CPU still checks this function, so it will
|
|
// always return false to keep everything working.
|
|
/** Checks if the thread is misspeculating. Because it is
|
|
* very difficult to determine if the thread is
|
|
* misspeculating, this is set as false. */
|
|
virtual bool misspeculating() { return false; }
|
|
|
|
/** Executes a syscall in SE mode. */
|
|
virtual void syscall(int64_t callnum)
|
|
{ return cpu->syscall(callnum, thread->readTid()); }
|
|
|
|
/** Reads the funcExeInst counter. */
|
|
virtual Counter readFuncExeInst() { return thread->funcExeInst; }
|
|
|
|
virtual void changeRegFileContext(unsigned param,
|
|
unsigned val)
|
|
{ panic("Not supported!"); }
|
|
|
|
/** This function exits the thread context in the CPU and returns
|
|
* 1 if the CPU has no more active threads (meaning it's OK to exit);
|
|
* Used in syscall-emulation mode when a thread executes the 'exit'
|
|
* syscall.
|
|
*/
|
|
virtual int exit()
|
|
{
|
|
this->deallocate();
|
|
|
|
// If there are still threads executing in the system (for now
|
|
// this single cpu)
|
|
if (this->cpu->numActiveThreads() - 1 > 0)
|
|
return 0; // don't exit simulation
|
|
else
|
|
return 1; // exit simulation
|
|
}
|
|
|
|
virtual void setThreadRescheduleCondition(uint64_t cond)
|
|
{
|
|
this->deallocate();
|
|
|
|
this->setStatus(ThreadContext::Suspended);
|
|
|
|
activateContext(cond);
|
|
}
|
|
};
|
|
|
|
#endif
|