gem5/tests/configs
Ron Dreslinski 780aa0a0eb Fix corner case on assertion.
I need to move over to using the fixPacket function so I don't have to make the same changes everywhere.
Still a functional access bug someplace I need to track down in timing mode.

src/mem/cache/base_cache.cc:
src/mem/cache/cache_impl.hh:
    Fix corner case on assertion
tests/configs/memtest.py:
    Updated memtester with uncacheable addresses and functional accesses

--HG--
extra : convert_revision : e6fa851621700ff9227b83cc5cac20af4fc8444f
2006-10-19 21:26:46 -04:00
..
memtest.py Fix corner case on assertion. 2006-10-19 21:26:46 -04:00
o3-timing-mp.py Merge ktlim@zizzer:/bk/newmem 2006-10-09 22:59:56 -04:00
o3-timing.py Clean up configs. 2006-10-08 01:12:42 -04:00
simple-atomic-mp.py Update configs for cpu_id 2006-10-09 17:31:58 -04:00
simple-atomic.py Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing) 2006-10-08 10:53:24 -07:00
simple-timing-mp.py Update configs for cpu_id 2006-10-09 17:31:58 -04:00
simple-timing.py Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing) 2006-10-08 10:53:24 -07:00
tsunami-simple-atomic-dual.py Enable MP systems via cmd-line flag in fs.py. 2006-10-17 21:15:11 -07:00
tsunami-simple-atomic.py Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing) 2006-10-08 10:53:24 -07:00
tsunami-simple-timing-dual.py Enable MP systems via cmd-line flag in fs.py. 2006-10-17 21:15:11 -07:00
tsunami-simple-timing.py Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing) 2006-10-08 10:53:24 -07:00