194 lines
3.5 KiB
INI
194 lines
3.5 KiB
INI
[root]
|
|
type=Root
|
|
children=system
|
|
dummy=0
|
|
|
|
[system]
|
|
type=System
|
|
children=cpu membus physmem
|
|
mem_mode=atomic
|
|
physmem=system.physmem
|
|
|
|
[system.cpu]
|
|
type=TimingSimpleCPU
|
|
children=dcache dtb icache itb l2cache toL2Bus tracer workload
|
|
checker=Null
|
|
clock=500
|
|
cpu_id=0
|
|
defer_registration=false
|
|
do_checkpoint_insts=true
|
|
do_statistics_insts=true
|
|
dtb=system.cpu.dtb
|
|
function_trace=false
|
|
function_trace_start=0
|
|
itb=system.cpu.itb
|
|
max_insts_all_threads=0
|
|
max_insts_any_thread=0
|
|
max_loads_all_threads=0
|
|
max_loads_any_thread=0
|
|
numThreads=1
|
|
phase=0
|
|
progress_interval=0
|
|
system=system
|
|
tracer=system.cpu.tracer
|
|
workload=system.cpu.workload
|
|
dcache_port=system.cpu.dcache.cpu_side
|
|
icache_port=system.cpu.icache.cpu_side
|
|
|
|
[system.cpu.dcache]
|
|
type=BaseCache
|
|
addr_range=0:18446744073709551615
|
|
assoc=2
|
|
block_size=64
|
|
cpu_side_filter_ranges=
|
|
hash_delay=1
|
|
latency=1000
|
|
max_miss_count=0
|
|
mem_side_filter_ranges=
|
|
mshrs=10
|
|
prefetch_cache_check_push=true
|
|
prefetch_data_accesses_only=false
|
|
prefetch_degree=1
|
|
prefetch_latency=10000
|
|
prefetch_on_access=false
|
|
prefetch_past_page=false
|
|
prefetch_policy=none
|
|
prefetch_serial_squash=false
|
|
prefetch_use_cpu_id=true
|
|
prefetcher_size=100
|
|
prioritizeRequests=false
|
|
repl=Null
|
|
size=262144
|
|
subblock_size=0
|
|
tgts_per_mshr=5
|
|
trace_addr=0
|
|
two_queue=false
|
|
write_buffers=8
|
|
cpu_side=system.cpu.dcache_port
|
|
mem_side=system.cpu.toL2Bus.port[1]
|
|
|
|
[system.cpu.dtb]
|
|
type=AlphaTLB
|
|
size=64
|
|
|
|
[system.cpu.icache]
|
|
type=BaseCache
|
|
addr_range=0:18446744073709551615
|
|
assoc=2
|
|
block_size=64
|
|
cpu_side_filter_ranges=
|
|
hash_delay=1
|
|
latency=1000
|
|
max_miss_count=0
|
|
mem_side_filter_ranges=
|
|
mshrs=10
|
|
prefetch_cache_check_push=true
|
|
prefetch_data_accesses_only=false
|
|
prefetch_degree=1
|
|
prefetch_latency=10000
|
|
prefetch_on_access=false
|
|
prefetch_past_page=false
|
|
prefetch_policy=none
|
|
prefetch_serial_squash=false
|
|
prefetch_use_cpu_id=true
|
|
prefetcher_size=100
|
|
prioritizeRequests=false
|
|
repl=Null
|
|
size=131072
|
|
subblock_size=0
|
|
tgts_per_mshr=5
|
|
trace_addr=0
|
|
two_queue=false
|
|
write_buffers=8
|
|
cpu_side=system.cpu.icache_port
|
|
mem_side=system.cpu.toL2Bus.port[0]
|
|
|
|
[system.cpu.itb]
|
|
type=AlphaTLB
|
|
size=48
|
|
|
|
[system.cpu.l2cache]
|
|
type=BaseCache
|
|
addr_range=0:18446744073709551615
|
|
assoc=2
|
|
block_size=64
|
|
cpu_side_filter_ranges=
|
|
hash_delay=1
|
|
latency=10000
|
|
max_miss_count=0
|
|
mem_side_filter_ranges=
|
|
mshrs=10
|
|
prefetch_cache_check_push=true
|
|
prefetch_data_accesses_only=false
|
|
prefetch_degree=1
|
|
prefetch_latency=100000
|
|
prefetch_on_access=false
|
|
prefetch_past_page=false
|
|
prefetch_policy=none
|
|
prefetch_serial_squash=false
|
|
prefetch_use_cpu_id=true
|
|
prefetcher_size=100
|
|
prioritizeRequests=false
|
|
repl=Null
|
|
size=2097152
|
|
subblock_size=0
|
|
tgts_per_mshr=5
|
|
trace_addr=0
|
|
two_queue=false
|
|
write_buffers=8
|
|
cpu_side=system.cpu.toL2Bus.port[2]
|
|
mem_side=system.membus.port[1]
|
|
|
|
[system.cpu.toL2Bus]
|
|
type=Bus
|
|
block_size=64
|
|
bus_id=0
|
|
clock=1000
|
|
header_cycles=1
|
|
responder_set=false
|
|
width=64
|
|
port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
|
|
|
|
[system.cpu.tracer]
|
|
type=ExeTracer
|
|
|
|
[system.cpu.workload]
|
|
type=LiveProcess
|
|
cmd=twolf smred
|
|
cwd=build/ALPHA_SE/tests/fast/long/70.twolf/alpha/tru64/simple-timing
|
|
egid=100
|
|
env=
|
|
errout=cerr
|
|
euid=100
|
|
executable=/dist/m5/cpu2000/binaries/alpha/tru64/twolf
|
|
gid=100
|
|
input=cin
|
|
max_stack_size=67108864
|
|
output=cout
|
|
pid=100
|
|
ppid=99
|
|
simpoint=0
|
|
system=system
|
|
uid=100
|
|
|
|
[system.membus]
|
|
type=Bus
|
|
block_size=64
|
|
bus_id=0
|
|
clock=1000
|
|
header_cycles=1
|
|
responder_set=false
|
|
width=64
|
|
port=system.physmem.port[0] system.cpu.l2cache.mem_side
|
|
|
|
[system.physmem]
|
|
type=PhysicalMemory
|
|
file=
|
|
latency=30000
|
|
latency_var=0
|
|
null=false
|
|
range=0:134217727
|
|
zero=false
|
|
port=system.membus.port[0]
|
|
|