63563c9df2
This patch implements the functionality for forwarding invalidations and replacements from the L1 cache of the Ruby memory system to the O3 CPU. The implementation adds a list of ports to RubyPort. Whenever a replacement or an invalidation is performed, the L1 cache forwards this to all the ports, which is the LSQ in case of the O3 CPU. |
||
---|---|---|
.. | ||
MESI_CMP_directory.py | ||
MI_example.py | ||
MOESI_CMP_directory.py | ||
MOESI_CMP_token.py | ||
MOESI_hammer.py | ||
Network_test.py | ||
Ruby.py |