Nilay Vaish 63563c9df2 O3, Ruby: Forward invalidations from Ruby to O3 CPU ... This patch implements the functionality for forwarding invalidations and replacements from the L1 cache of the Ruby memory system to the O3 CPU. The implementation adds a list of ports to RubyPort. Whenever a replacement or an invalidation is performed, the L1 cache forwards this to all the ports, which is the LSQ in case of the O3 CPU.		2012-01-23 11:07:14 -06:00
..
boot	ARM: Update config files for Android/BBench images available on website.	2011-12-15 00:43:35 -05:00
common	MEM: Removing the default port peer from Python ports	2012-01-17 12:55:09 -06:00
example	MEM: Make the bus bridge unidirectional and fixed address range	2012-01-17 12:55:09 -06:00
ruby	O3, Ruby: Forward invalidations from Ruby to O3 CPU	2012-01-23 11:07:14 -06:00
splash2	Config: Keep track of uncached and cached ports separately.	2011-02-03 20:23:00 -08:00