89ea323250
Prefetching is not enabled in any of our regressions, so no significant stat values have changed, but zero-valued prefetch stats no longer show up when prefetching is disabled so there are noticable changes in the reference stat files anyway.
34 lines
3 KiB
Text
34 lines
3 KiB
Text
|
|
---------- Begin Simulation Statistics ----------
|
|
host_inst_rate 122377 # Simulator instruction rate (inst/s)
|
|
host_mem_usage 192524 # Number of bytes of host memory used
|
|
host_seconds 0.05 # Real time elapsed on the host
|
|
host_tick_rate 61135620 # Simulator tick rate (ticks/s)
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
sim_insts 6404 # Number of instructions simulated
|
|
sim_seconds 0.000003 # Number of seconds simulated
|
|
sim_ticks 3215000 # Number of ticks simulated
|
|
system.cpu.dtb.accesses 2060 # DTB accesses
|
|
system.cpu.dtb.acv 0 # DTB access violations
|
|
system.cpu.dtb.hits 2050 # DTB hits
|
|
system.cpu.dtb.misses 10 # DTB misses
|
|
system.cpu.dtb.read_accesses 1192 # DTB read accesses
|
|
system.cpu.dtb.read_acv 0 # DTB read access violations
|
|
system.cpu.dtb.read_hits 1185 # DTB read hits
|
|
system.cpu.dtb.read_misses 7 # DTB read misses
|
|
system.cpu.dtb.write_accesses 868 # DTB write accesses
|
|
system.cpu.dtb.write_acv 0 # DTB write access violations
|
|
system.cpu.dtb.write_hits 865 # DTB write hits
|
|
system.cpu.dtb.write_misses 3 # DTB write misses
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
|
system.cpu.itb.accesses 6431 # ITB accesses
|
|
system.cpu.itb.acv 0 # ITB acv
|
|
system.cpu.itb.hits 6414 # ITB hits
|
|
system.cpu.itb.misses 17 # ITB misses
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
|
system.cpu.numCycles 6431 # number of cpu cycles simulated
|
|
system.cpu.num_insts 6404 # Number of instructions executed
|
|
system.cpu.num_refs 2060 # Number of memory references
|
|
system.cpu.workload.PROG:num_syscalls 17 # Number of system calls
|
|
|
|
---------- End Simulation Statistics ----------
|