Previous to this change we didn't always set the memory mode which worked as long as we never attempted to switch CPUs or checked that a CPU was in a memory system with the correct mode. Future changes will make CPUs verify that they're operating in the correct mode and thus we need to always set it.
74 lines
2.8 KiB
Python
74 lines
2.8 KiB
Python
# Copyright (c) 2006-2007 The Regents of The University of Michigan
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Ron Dreslinski
|
|
|
|
import m5
|
|
from m5.objects import *
|
|
m5.util.addToPath('../configs/common')
|
|
from Caches import *
|
|
|
|
nb_cores = 4
|
|
cpus = [ DerivO3CPU(cpu_id=i) for i in xrange(nb_cores) ]
|
|
|
|
# system simulated
|
|
system = System(cpu = cpus,
|
|
physmem = SimpleDRAM(),
|
|
membus = CoherentBus(),
|
|
mem_mode = "timing")
|
|
|
|
# l2cache & bus
|
|
system.toL2Bus = CoherentBus(clock = '2GHz')
|
|
system.l2c = L2Cache(clock = '2GHz', size='4MB', assoc=8)
|
|
system.l2c.cpu_side = system.toL2Bus.master
|
|
|
|
# connect l2c to membus
|
|
system.l2c.mem_side = system.membus.slave
|
|
|
|
# add L1 caches
|
|
for cpu in cpus:
|
|
cpu.addPrivateSplitL1Caches(L1Cache(size = '32kB', assoc = 1),
|
|
L1Cache(size = '32kB', assoc = 4))
|
|
# create the interrupt controller
|
|
cpu.createInterruptController()
|
|
# connect cpu level-1 caches to shared level-2 cache
|
|
cpu.connectAllPorts(system.toL2Bus, system.membus)
|
|
cpu.clock = '2GHz'
|
|
|
|
# connect memory to membus
|
|
system.physmem.port = system.membus.master
|
|
|
|
# connect system port to membus
|
|
system.system_port = system.membus.slave
|
|
|
|
# -----------------------
|
|
# run simulation
|
|
# -----------------------
|
|
|
|
root = Root( full_system = False, system = system )
|
|
root.system.mem_mode = 'timing'
|
|
#root.trace.flags="Bus Cache"
|
|
#root.trace.flags = "BusAddrRanges"
|