6dc3b2fa39
SConscript:
compile ide devices
base/chunk_generator.hh:
add another parameter to the chuck generator called complete() which
returns the number of bytes transfered so far. Very useful for
adding to a pointer.
configs/test/fs.py:
Add ide disk to fs test configuration
dev/ide_ctrl.cc:
dev/ide_ctrl.hh:
dev/ide_disk.cc:
dev/ide_disk.hh:
dev/io_device.cc:
dev/io_device.hh:
dev/pciconfigall.cc:
dev/pciconfigall.hh:
dev/pcidev.cc:
dev/pcidev.hh:
update for new memory system
mem/bus.cc:
support devices that return multiple ranges
remove old ranges before using new info
mem/packet.hh:
make senderstate void* per steve's request that we use every
construct possible in C++
mem/physical.cc:
have memory stamp the packet with the time.
mem/physical.hh:
actually set the memory latency variable
python/m5/objects/Device.py:
Add DmaDevice
python/m5/objects/Ide.py:
Ide disk no longer has a physmem pointer
python/m5/objects/Pci.py:
update pci device for newmem
python/m5/objects/PhysicalMemory.py:
add latency parameter for physical memory
sim/byteswap.hh:
use fast architecture dependent byteswap calls if they exist
--HG--
extra : convert_revision : e3cf2e8f61064ad302d94bc22010a00c59f3f793
55 lines
2.4 KiB
Python
55 lines
2.4 KiB
Python
from m5 import *
|
|
from Device import BasicPioDevice, DmaDevice
|
|
|
|
class PciConfigData(SimObject):
|
|
type = 'PciConfigData'
|
|
VendorID = Param.UInt16("Vendor ID")
|
|
DeviceID = Param.UInt16("Device ID")
|
|
Command = Param.UInt16(0, "Command")
|
|
Status = Param.UInt16(0, "Status")
|
|
Revision = Param.UInt8(0, "Device")
|
|
ProgIF = Param.UInt8(0, "Programming Interface")
|
|
SubClassCode = Param.UInt8(0, "Sub-Class Code")
|
|
ClassCode = Param.UInt8(0, "Class Code")
|
|
CacheLineSize = Param.UInt8(0, "System Cacheline Size")
|
|
LatencyTimer = Param.UInt8(0, "PCI Latency Timer")
|
|
HeaderType = Param.UInt8(0, "PCI Header Type")
|
|
BIST = Param.UInt8(0, "Built In Self Test")
|
|
|
|
BAR0 = Param.UInt32(0x00, "Base Address Register 0")
|
|
BAR1 = Param.UInt32(0x00, "Base Address Register 1")
|
|
BAR2 = Param.UInt32(0x00, "Base Address Register 2")
|
|
BAR3 = Param.UInt32(0x00, "Base Address Register 3")
|
|
BAR4 = Param.UInt32(0x00, "Base Address Register 4")
|
|
BAR5 = Param.UInt32(0x00, "Base Address Register 5")
|
|
BAR0Size = Param.MemorySize32('0B', "Base Address Register 0 Size")
|
|
BAR1Size = Param.MemorySize32('0B', "Base Address Register 1 Size")
|
|
BAR2Size = Param.MemorySize32('0B', "Base Address Register 2 Size")
|
|
BAR3Size = Param.MemorySize32('0B', "Base Address Register 3 Size")
|
|
BAR4Size = Param.MemorySize32('0B', "Base Address Register 4 Size")
|
|
BAR5Size = Param.MemorySize32('0B', "Base Address Register 5 Size")
|
|
|
|
CardbusCIS = Param.UInt32(0x00, "Cardbus Card Information Structure")
|
|
SubsystemID = Param.UInt16(0x00, "Subsystem ID")
|
|
SubsystemVendorID = Param.UInt16(0x00, "Subsystem Vendor ID")
|
|
ExpansionROM = Param.UInt32(0x00, "Expansion ROM Base Address")
|
|
InterruptLine = Param.UInt8(0x00, "Interrupt Line")
|
|
InterruptPin = Param.UInt8(0x00, "Interrupt Pin")
|
|
MaximumLatency = Param.UInt8(0x00, "Maximum Latency")
|
|
MinimumGrant = Param.UInt8(0x00, "Minimum Grant")
|
|
|
|
class PciConfigAll(BasicPioDevice):
|
|
type = 'PciConfigAll'
|
|
|
|
class PciDevice(DmaDevice):
|
|
type = 'PciDevice'
|
|
abstract = True
|
|
pci_bus = Param.Int("PCI bus")
|
|
pci_dev = Param.Int("PCI device number")
|
|
pci_func = Param.Int("PCI function code")
|
|
pio_latency = Param.Tick(1, "Programmed IO latency in simticks")
|
|
configdata = Param.PciConfigData(Parent.any, "PCI Config data")
|
|
configspace = Param.PciConfigAll(Parent.any, "PCI Configspace")
|
|
|
|
class PciFake(PciDevice):
|
|
type = 'PciFake'
|