81a735a716
Time to make the ide device work
arch/alpha/system.cc:
write the machine type and rev in the correct place
cpu/simple/cpu.cc:
reset the packet structure every time it's reused... wow the
simple cpu code for talking to memory is getting horrible.
dev/alpha_console.cc:
move the setAlphaAccess to startup() to make sure that the console
binary is loaded
dev/tsunami_cchip.cc:
dev/tsunami_pchip.cc:
dev/uart8250.cc:
fix a couple of bugs injected in the newmem fixes
mem/bus.cc:
More verbose bus tracing
mem/packet.hh:
Add a constructor to packet to set the result to unknown and a reset
method in the case it's being reused
mem/vport.hh:
don't need are own read/write methods since the base functional port
ones call writeBlob readBlob which do the translation for us
--HG--
extra : convert_revision : 8d0e2b782bfbf13dc5c59dab1a79a084d2a7da0a
77 lines
2.9 KiB
C++
77 lines
2.9 KiB
C++
/*
|
|
* Copyright (c) 2006 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* Virtual Port Object Decleration. These ports incorporate some translation
|
|
* into their access methods. Thus you can use one to read and write data
|
|
* to/from virtual addresses.
|
|
*/
|
|
|
|
#ifndef __MEM_VPORT_HH__
|
|
#define __MEM_VPORT_HH__
|
|
|
|
#include "mem/port.hh"
|
|
#include "config/full_system.hh"
|
|
#include "arch/vtophys.hh"
|
|
|
|
|
|
/** A class that translates a virtual address to a physical address and then
|
|
* calls the above read/write functions. If an execution context is provided the
|
|
* address can alway be translated, If not it can only be translated if it is a
|
|
* simple address masking operation (such as alpha super page accesses).
|
|
*/
|
|
|
|
class VirtualPort : public FunctionalPort
|
|
{
|
|
private:
|
|
ExecContext *xc;
|
|
|
|
public:
|
|
VirtualPort(ExecContext *_xc = NULL)
|
|
: xc(_xc)
|
|
{}
|
|
|
|
/** Return true if we have an exec context. This is used to prevent someone
|
|
* from accidently deleting the cpus statically allocated vport.
|
|
* @return true if an execution context isn't valid
|
|
*/
|
|
bool nullExecContext() { return xc != NULL; }
|
|
|
|
/** Version of readblob that translates virt->phys and deals
|
|
* with page boundries. */
|
|
virtual void readBlob(Addr addr, uint8_t *p, int size);
|
|
|
|
/** Version of writeBlob that translates virt->phys and deals
|
|
* with page boundries. */
|
|
virtual void writeBlob(Addr addr, uint8_t *p, int size);
|
|
};
|
|
|
|
#endif //__MEM_VPORT_HH__
|
|
|