20e9a90edc
which I need to update the misc. regfile accesses
arch/mips/faults.cc:
arch/mips/faults.hh:
alpha to mips
arch/mips/isa/base.isa:
add includes
arch/mips/isa/bitfields.isa:
more bitfields
arch/mips/isa/decoder.isa:
lots o' lots o' lots o' changes!!!!
arch/mips/isa/formats.isa:
include cop0.isa
arch/mips/isa/formats/basic.isa:
fix faults
arch/mips/isa/formats/branch.isa:
arch/mips/isa/formats/fp.isa:
arch/mips/isa/formats/int.isa:
arch/mips/isa/formats/mem.isa:
arch/mips/isa/formats/noop.isa:
arch/mips/isa/formats/trap.isa:
arch/mips/isa/formats/unimp.isa:
arch/mips/isa/formats/unknown.isa:
arch/mips/isa/formats/util.isa:
arch/mips/isa/operands.isa:
arch/mips/isa_traits.cc:
arch/mips/linux_process.cc:
merge MIPS-specific comilable/buidable files code into multiarch
arch/mips/isa_traits.hh:
merge MIPS-specific comilable/buidable files code into multiarch... the miscRegs file accesses i have
need to be recoded and everything should build then ...
arch/mips/stacktrace.hh:
file copied over
--HG--
extra : convert_revision : 4a72e14fc5fb0a0d1f8b205dadbbf69636b7fb1f
96 lines
2.4 KiB
C++
96 lines
2.4 KiB
C++
// -*- mode:c++ -*-
|
|
|
|
////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Base class for MIPS instructions, and some support functions
|
|
//
|
|
|
|
//Outputs to decoder.hh
|
|
output header {{
|
|
|
|
#define R31 31
|
|
#include "arch/mips/faults.hh"
|
|
#include "arch/mips/isa_traits.hh"
|
|
|
|
using namespace MipsISA;
|
|
|
|
|
|
/**
|
|
* Base class for all MIPS static instructions.
|
|
*/
|
|
class MipsStaticInst : public StaticInst
|
|
{
|
|
protected:
|
|
|
|
/// Make MipsISA register dependence tags directly visible in
|
|
/// this class and derived classes. Maybe these should really
|
|
/// live here and not in the MipsISA namespace.
|
|
/*enum DependenceTags {
|
|
FP_Base_DepTag = MipsISA::FP_Base_DepTag,
|
|
Fpcr_DepTag = MipsISA::Fpcr_DepTag,
|
|
Uniq_DepTag = MipsISA::Uniq_DepTag,
|
|
IPR_Base_DepTag = MipsISA::IPR_Base_DepTag
|
|
};*/
|
|
|
|
// Constructor
|
|
MipsStaticInst(const char *mnem, MachInst _machInst, OpClass __opClass)
|
|
: StaticInst(mnem, _machInst, __opClass)
|
|
{
|
|
}
|
|
|
|
/// Print a register name for disassembly given the unique
|
|
/// dependence tag number (FP or int).
|
|
void printReg(std::ostream &os, int reg) const;
|
|
|
|
std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
|
|
};
|
|
|
|
}};
|
|
|
|
//Ouputs to decoder.cc
|
|
output decoder {{
|
|
|
|
void MipsStaticInst::printReg(std::ostream &os, int reg) const
|
|
{
|
|
if (reg < FP_Base_DepTag) {
|
|
ccprintf(os, "r%d", reg);
|
|
}
|
|
else {
|
|
ccprintf(os, "f%d", reg - FP_Base_DepTag);
|
|
}
|
|
}
|
|
|
|
std::string MipsStaticInst::generateDisassembly(Addr pc, const SymbolTable *symtab) const
|
|
{
|
|
std::stringstream ss;
|
|
|
|
ccprintf(ss, "%-10s ", mnemonic);
|
|
|
|
// just print the first two source regs... if there's
|
|
// a third one, it's a read-modify-write dest (Rc),
|
|
// e.g. for CMOVxx
|
|
if(_numSrcRegs > 0)
|
|
{
|
|
printReg(ss, _srcRegIdx[0]);
|
|
}
|
|
|
|
if(_numSrcRegs > 1)
|
|
{
|
|
ss << ",";
|
|
printReg(ss, _srcRegIdx[1]);
|
|
}
|
|
|
|
// just print the first dest... if there's a second one,
|
|
// it's generally implicit
|
|
if(_numDestRegs > 0)
|
|
{
|
|
if(_numSrcRegs > 0)
|
|
ss << ",";
|
|
printReg(ss, _destRegIdx[0]);
|
|
}
|
|
|
|
return ss.str();
|
|
}
|
|
|
|
}};
|
|
|