13a15c55a4
Coherence protocol change basically got rid of UpgradeReqs in L2 caches, other minor related cache stat changes.
19 lines
737 B
Text
Executable file
19 lines
737 B
Text
Executable file
M5 Simulator System
|
|
|
|
Copyright (c) 2001-2008
|
|
The Regents of The University of Michigan
|
|
All Rights Reserved
|
|
|
|
|
|
M5 compiled Sep 20 2010 15:04:49
|
|
M5 revision 0c4a7d867247 7686 default qtip print-identical tip
|
|
M5 started Sep 20 2010 15:42:55
|
|
M5 executing on phenom
|
|
command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/long/30.eon/alpha/tru64/simple-timing -re tests/run.py build/ALPHA_SE/tests/opt/long/30.eon/alpha/tru64/simple-timing
|
|
Global frequency set at 1000000000000 ticks per second
|
|
info: Entering event queue @ 0. Starting simulation...
|
|
info: Increasing stack size by one page.
|
|
Eon, Version 1.1
|
|
info: Increasing stack size by one page.
|
|
OO-style eon Time= 0.566667
|
|
Exiting @ tick 567343170000 because target called exit()
|