10e6450120
Update stats for recent changes. Mostly minor changes in register access stats due to addition of new cc register type and slightly different (and more accurate) classification of int vs. fp register accesses.
27 lines
965 B
Plaintext
Executable file
27 lines
965 B
Plaintext
Executable file
gem5 Simulator System. http://gem5.org
|
|
gem5 is copyrighted software; use the --copyright option for details.
|
|
|
|
gem5 compiled Oct 16 2013 01:36:42
|
|
gem5 started Oct 16 2013 01:59:02
|
|
gem5 executing on zizzer
|
|
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/10.mcf/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/10.mcf/arm/linux/o3-timing
|
|
Global frequency set at 1000000000000 ticks per second
|
|
info: Entering event queue @ 0. Starting simulation...
|
|
|
|
MCF SPEC version 1.6.I
|
|
by Andreas Loebel
|
|
Copyright (c) 1998,1999 ZIB Berlin
|
|
All Rights Reserved.
|
|
|
|
nodes : 500
|
|
active arcs : 1905
|
|
simplex iterations : 1502
|
|
flow value : 4990014995
|
|
new implicit arcs : 23867
|
|
active arcs : 25772
|
|
simplex iterations : 2663
|
|
flow value : 3080014995
|
|
checksum : 68389
|
|
optimal
|
|
Exiting @ tick 26877484000 because target called exit()
|