Temporary fix for ll/sc bug see flyspray task for more info:
http://www.m5sim.org/flyspray/task/197 Signed-off by: Ali Saidi <saidi@eecs.umich.edu> --HG-- extra : convert_revision : cdeece7e3163de9abf2c6c7435f1bc93570fab81
This commit is contained in:
parent
d4cca11bdb
commit
f9c54d5a4b
2
src/mem/cache/cache_impl.hh
vendored
2
src/mem/cache/cache_impl.hh
vendored
|
@ -171,8 +171,8 @@ Cache<TagStore>::satisfyCpuSideRequest(PacketPtr pkt, BlkType *blk)
|
|||
if (pkt->cmd == MemCmd::SwapReq) {
|
||||
cmpAndSwap(blk, pkt);
|
||||
} else if (pkt->isWrite()) {
|
||||
blk->status |= BlkDirty;
|
||||
if (blk->checkWrite(pkt)) {
|
||||
blk->status |= BlkDirty;
|
||||
pkt->writeDataToBlock(blk->data, blkSize);
|
||||
}
|
||||
} else if (pkt->isRead()) {
|
||||
|
|
Loading…
Reference in a new issue