sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

ARM: Ignore/warn on ICIALLUIS.

Browse source
This commit is contained in:
Gabe Black 2010-06-02 12:58:09 -05:00
parent e658b6fed4
commit d618121670
2 changed files with 6 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/arch/arm/isa/formats/misc.isa
View file

@ -110,6 +110,9 @@ def format McrMrc15() {{
case MISCREG_CP15DMB: case MISCREG_CP15DMB:
return new WarnUnimplemented( return new WarnUnimplemented(
isRead ? "mrc cp15dmb" : "mcr cp15dmb", machInst); isRead ? "mrc cp15dmb" : "mcr cp15dmb", machInst);
case MISCREG_ICIALLUIS:
return new WarnUnimplemented(
isRead ? "mrc icialluis" : "mcr icialluis", machInst);
default: default:
if (isRead) { if (isRead) {
return new Mrc15(machInst, rt, (IntRegIndex)miscReg); return new Mrc15(machInst, rt, (IntRegIndex)miscReg);

6
src/arch/arm/miscregs.hh
View file

@ -93,6 +93,7 @@ namespace ArmISA
MISCREG_CP15DMB, MISCREG_CP15DMB,
MISCREG_CPACR, MISCREG_CPACR,
MISCREG_CLIDR, MISCREG_CLIDR,
MISCREG_ICIALLUIS,
MISCREG_CP15_UNIMP_START, MISCREG_CP15_UNIMP_START,
MISCREG_CTR = MISCREG_CP15_UNIMP_START, MISCREG_CTR = MISCREG_CP15_UNIMP_START,
MISCREG_TCMTR, MISCREG_TCMTR,
@ -130,7 +131,6 @@ namespace ArmISA
MISCREG_DRACR, MISCREG_DRACR,
MISCREG_IRACR, MISCREG_IRACR,
MISCREG_RGNR, MISCREG_RGNR,
MISCREG_ICIALLUIS,
MISCREG_BPIALLIS, MISCREG_BPIALLIS,
MISCREG_ICIALLU, MISCREG_ICIALLU,
MISCREG_ICIMVAU, MISCREG_ICIMVAU,
@ -160,7 +160,7 @@ namespace ArmISA
"fpsr", "fpsid", "fpscr", "fpexc", "fpsr", "fpsid", "fpscr", "fpexc",
"sctlr", "dccisw", "dccimvac", "sctlr", "dccisw", "dccimvac",
"contextidr", "tpidrurw", "tpidruro", "tpidrprw", "contextidr", "tpidrurw", "tpidruro", "tpidrprw",
"cp15isb", "cp15dsb", "cp15dmb", "cpacr", "clidr", "cp15isb", "cp15dsb", "cp15dmb", "cpacr", "clidr", "icialluis",
"ctr", "tcmtr", "mpuir", "mpidr", "midr", "ctr", "tcmtr", "mpuir", "mpidr", "midr",
"id_pfr0", "id_pfr1", "id_dfr0", "id_afr0", "id_pfr0", "id_pfr1", "id_dfr0", "id_afr0",
"id_mmfr0", "id_mmfr1", "id_mmfr2", "id_mmfr3", "id_mmfr0", "id_mmfr1", "id_mmfr2", "id_mmfr3",
@ -168,7 +168,7 @@ namespace ArmISA
"ccsidr", "aidr", "csselr", "actlr", "ccsidr", "aidr", "csselr", "actlr",
"dfsr", "ifsr", "adfsr", "aifsr", "dfar", "ifar", "dfsr", "ifsr", "adfsr", "aifsr", "dfar", "ifar",
"drbar", "irbar", "drsr", "irsr", "dracr", "iracr", "drbar", "irbar", "drsr", "irsr", "dracr", "iracr",
"rgnr", "icialluis", "bpiallis", "iciallu", "icimvau", "rgnr", "bpiallis", "iciallu", "icimvau",
"bpiall", "bpimva", "dcimvac", "dcisw", "dccmvac", "mccsw", "bpiall", "bpimva", "dcimvac", "dcisw", "dccmvac", "mccsw",
"dccmvau", "dccmvau",
"nop", "raz" "nop", "raz"