FINISH off merge of mips mt/dsp isa extensions by adding the ControlBitfieldOPerand to ISA Parser. Now, while things do build, we have to fix broken functionality...
src/arch/isa_parser.py: add back deleted writeback in Control Operand --HG-- extra : convert_revision : dba11af220a1281fa53f79d87e4f8752bdfc56db
This commit is contained in:
parent
c6d137f565
commit
ac19e0c505
1 changed files with 3 additions and 1 deletions
|
@ -25,7 +25,6 @@
|
||||||
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||||
#
|
#
|
||||||
# Authors: Steve Reinhardt
|
# Authors: Steve Reinhardt
|
||||||
# Gabe Black
|
|
||||||
# Korey Sewell
|
# Korey Sewell
|
||||||
|
|
||||||
import os
|
import os
|
||||||
|
@ -1411,6 +1410,9 @@ class ControlRegOperand(Operand):
|
||||||
error(0, 'Attempt to write control register as FP')
|
error(0, 'Attempt to write control register as FP')
|
||||||
wb = 'xc->setMiscRegOperand(this, %s, %s);\n' % \
|
wb = 'xc->setMiscRegOperand(this, %s, %s);\n' % \
|
||||||
(self.dest_reg_idx, self.base_name)
|
(self.dest_reg_idx, self.base_name)
|
||||||
|
wb += 'if (traceData) { traceData->setData(%s); }' % \
|
||||||
|
self.base_name
|
||||||
|
return wb
|
||||||
|
|
||||||
class ControlBitfieldOperand(ControlRegOperand):
|
class ControlBitfieldOperand(ControlRegOperand):
|
||||||
def makeRead(self):
|
def makeRead(self):
|
||||||
|
|
Loading…
Reference in a new issue