regression: updated stats
This commit is contained in:
parent
fbf7391bb0
commit
867269bc96
4 changed files with 501 additions and 491 deletions
File diff suppressed because it is too large
Load diff
|
@ -1,76 +1,76 @@
|
|||
["-r", "tests/configs/../../src/mem/ruby/config/MI_example-homogeneous.rb", "-p", "8", "-m", "1", "-s", "1024"]
|
||||
print config: 1
|
||||
system.cpu1: completed 10000 read accesses @3663630
|
||||
system.cpu2: completed 10000 read accesses @3663638
|
||||
system.cpu5: completed 10000 read accesses @3680002
|
||||
system.cpu7: completed 10000 read accesses @3691164
|
||||
system.cpu3: completed 10000 read accesses @3698130
|
||||
system.cpu4: completed 10000 read accesses @3701748
|
||||
system.cpu6: completed 10000 read accesses @3704092
|
||||
system.cpu0: completed 10000 read accesses @3742302
|
||||
system.cpu2: completed 20000 read accesses @6788966
|
||||
system.cpu7: completed 20000 read accesses @6816416
|
||||
system.cpu5: completed 20000 read accesses @6822351
|
||||
system.cpu4: completed 20000 read accesses @6824056
|
||||
system.cpu1: completed 20000 read accesses @6825604
|
||||
system.cpu3: completed 20000 read accesses @6829578
|
||||
system.cpu6: completed 20000 read accesses @6857232
|
||||
system.cpu0: completed 20000 read accesses @6872452
|
||||
system.cpu5: completed 30000 read accesses @9928492
|
||||
system.cpu2: completed 30000 read accesses @9933192
|
||||
system.cpu7: completed 30000 read accesses @9950074
|
||||
system.cpu4: completed 30000 read accesses @9965775
|
||||
system.cpu6: completed 30000 read accesses @9978835
|
||||
system.cpu0: completed 30000 read accesses @9993926
|
||||
system.cpu1: completed 30000 read accesses @9994767
|
||||
system.cpu3: completed 30000 read accesses @9996366
|
||||
system.cpu5: completed 40000 read accesses @13012070
|
||||
system.cpu2: completed 40000 read accesses @13044972
|
||||
system.cpu7: completed 40000 read accesses @13077010
|
||||
system.cpu4: completed 40000 read accesses @13081178
|
||||
system.cpu1: completed 40000 read accesses @13100740
|
||||
system.cpu0: completed 40000 read accesses @13111135
|
||||
system.cpu6: completed 40000 read accesses @13147706
|
||||
system.cpu3: completed 40000 read accesses @13153176
|
||||
system.cpu5: completed 50000 read accesses @16120762
|
||||
system.cpu2: completed 50000 read accesses @16176586
|
||||
system.cpu7: completed 50000 read accesses @16213417
|
||||
system.cpu4: completed 50000 read accesses @16219872
|
||||
system.cpu6: completed 50000 read accesses @16231538
|
||||
system.cpu1: completed 50000 read accesses @16246976
|
||||
system.cpu3: completed 50000 read accesses @16276612
|
||||
system.cpu0: completed 50000 read accesses @16293234
|
||||
system.cpu5: completed 60000 read accesses @19263804
|
||||
system.cpu4: completed 60000 read accesses @19313220
|
||||
system.cpu2: completed 60000 read accesses @19330470
|
||||
system.cpu7: completed 60000 read accesses @19340197
|
||||
system.cpu6: completed 60000 read accesses @19399766
|
||||
system.cpu0: completed 60000 read accesses @19424570
|
||||
system.cpu1: completed 60000 read accesses @19425712
|
||||
system.cpu3: completed 60000 read accesses @19444952
|
||||
system.cpu5: completed 70000 read accesses @22408750
|
||||
system.cpu4: completed 70000 read accesses @22449746
|
||||
system.cpu7: completed 70000 read accesses @22451736
|
||||
system.cpu2: completed 70000 read accesses @22461052
|
||||
system.cpu0: completed 70000 read accesses @22554296
|
||||
system.cpu1: completed 70000 read accesses @22555310
|
||||
system.cpu3: completed 70000 read accesses @22588935
|
||||
system.cpu6: completed 70000 read accesses @22602456
|
||||
system.cpu5: completed 80000 read accesses @25540598
|
||||
system.cpu4: completed 80000 read accesses @25577430
|
||||
system.cpu7: completed 80000 read accesses @25617532
|
||||
system.cpu1: completed 80000 read accesses @25644879
|
||||
system.cpu2: completed 80000 read accesses @25660256
|
||||
system.cpu0: completed 80000 read accesses @25710799
|
||||
system.cpu3: completed 80000 read accesses @25716714
|
||||
system.cpu6: completed 80000 read accesses @25776606
|
||||
system.cpu5: completed 90000 read accesses @28693458
|
||||
system.cpu4: completed 90000 read accesses @28705416
|
||||
system.cpu7: completed 90000 read accesses @28729734
|
||||
system.cpu1: completed 90000 read accesses @28778532
|
||||
system.cpu2: completed 90000 read accesses @28801770
|
||||
system.cpu0: completed 90000 read accesses @28857559
|
||||
system.cpu6: completed 90000 read accesses @28885159
|
||||
system.cpu3: completed 90000 read accesses @28894168
|
||||
system.cpu7: completed 100000 read accesses @31814464
|
||||
system.cpu4: completed 10000 read accesses @3654068
|
||||
system.cpu1: completed 10000 read accesses @3658672
|
||||
system.cpu6: completed 10000 read accesses @3667702
|
||||
system.cpu0: completed 10000 read accesses @3693712
|
||||
system.cpu2: completed 10000 read accesses @3695692
|
||||
system.cpu7: completed 10000 read accesses @3702934
|
||||
system.cpu3: completed 10000 read accesses @3713843
|
||||
system.cpu5: completed 10000 read accesses @3747976
|
||||
system.cpu4: completed 20000 read accesses @6783252
|
||||
system.cpu6: completed 20000 read accesses @6788574
|
||||
system.cpu1: completed 20000 read accesses @6811444
|
||||
system.cpu2: completed 20000 read accesses @6811575
|
||||
system.cpu7: completed 20000 read accesses @6823208
|
||||
system.cpu3: completed 20000 read accesses @6833412
|
||||
system.cpu0: completed 20000 read accesses @6842332
|
||||
system.cpu5: completed 20000 read accesses @6892128
|
||||
system.cpu4: completed 30000 read accesses @9900552
|
||||
system.cpu6: completed 30000 read accesses @9919466
|
||||
system.cpu7: completed 30000 read accesses @9934195
|
||||
system.cpu3: completed 30000 read accesses @9940524
|
||||
system.cpu2: completed 30000 read accesses @9940526
|
||||
system.cpu0: completed 30000 read accesses @9949032
|
||||
system.cpu1: completed 30000 read accesses @10008962
|
||||
system.cpu5: completed 30000 read accesses @10013847
|
||||
system.cpu0: completed 40000 read accesses @12997824
|
||||
system.cpu3: completed 40000 read accesses @13026659
|
||||
system.cpu4: completed 40000 read accesses @13029141
|
||||
system.cpu6: completed 40000 read accesses @13053052
|
||||
system.cpu7: completed 40000 read accesses @13057445
|
||||
system.cpu2: completed 40000 read accesses @13075320
|
||||
system.cpu5: completed 40000 read accesses @13152513
|
||||
system.cpu1: completed 40000 read accesses @13163064
|
||||
system.cpu3: completed 50000 read accesses @16170822
|
||||
system.cpu0: completed 50000 read accesses @16183660
|
||||
system.cpu4: completed 50000 read accesses @16197183
|
||||
system.cpu6: completed 50000 read accesses @16212971
|
||||
system.cpu7: completed 50000 read accesses @16214970
|
||||
system.cpu5: completed 50000 read accesses @16230286
|
||||
system.cpu2: completed 50000 read accesses @16247930
|
||||
system.cpu1: completed 50000 read accesses @16329114
|
||||
system.cpu3: completed 60000 read accesses @19272882
|
||||
system.cpu7: completed 60000 read accesses @19345830
|
||||
system.cpu4: completed 60000 read accesses @19346068
|
||||
system.cpu6: completed 60000 read accesses @19382538
|
||||
system.cpu0: completed 60000 read accesses @19393516
|
||||
system.cpu2: completed 60000 read accesses @19397285
|
||||
system.cpu5: completed 60000 read accesses @19426724
|
||||
system.cpu1: completed 60000 read accesses @19469424
|
||||
system.cpu3: completed 70000 read accesses @22377862
|
||||
system.cpu4: completed 70000 read accesses @22461180
|
||||
system.cpu2: completed 70000 read accesses @22521889
|
||||
system.cpu6: completed 70000 read accesses @22522406
|
||||
system.cpu5: completed 70000 read accesses @22529566
|
||||
system.cpu7: completed 70000 read accesses @22543033
|
||||
system.cpu0: completed 70000 read accesses @22547582
|
||||
system.cpu1: completed 70000 read accesses @22584856
|
||||
system.cpu3: completed 80000 read accesses @25551111
|
||||
system.cpu4: completed 80000 read accesses @25606550
|
||||
system.cpu6: completed 80000 read accesses @25616752
|
||||
system.cpu2: completed 80000 read accesses @25647434
|
||||
system.cpu5: completed 80000 read accesses @25665443
|
||||
system.cpu0: completed 80000 read accesses @25669616
|
||||
system.cpu1: completed 80000 read accesses @25693304
|
||||
system.cpu7: completed 80000 read accesses @25704210
|
||||
system.cpu3: completed 90000 read accesses @28724260
|
||||
system.cpu6: completed 90000 read accesses @28724466
|
||||
system.cpu5: completed 90000 read accesses @28743404
|
||||
system.cpu4: completed 90000 read accesses @28745769
|
||||
system.cpu2: completed 90000 read accesses @28803478
|
||||
system.cpu0: completed 90000 read accesses @28806136
|
||||
system.cpu1: completed 90000 read accesses @28823872
|
||||
system.cpu7: completed 90000 read accesses @28858910
|
||||
system.cpu3: completed 100000 read accesses @31871402
|
||||
hack: be nice to actually delete the event here
|
||||
|
|
|
@ -5,11 +5,11 @@ The Regents of The University of Michigan
|
|||
All Rights Reserved
|
||||
|
||||
|
||||
M5 compiled Jul 29 2009 15:19:07
|
||||
M5 revision a6e8795b73de+ 6384+ default tip
|
||||
M5 started Jul 29 2009 15:19:16
|
||||
M5 compiled Aug 5 2009 13:36:56
|
||||
M5 revision 26abdfe2d980+ 6439+ default tip
|
||||
M5 started Aug 5 2009 13:37:49
|
||||
M5 executing on clover-02.cs.wisc.edu
|
||||
command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/quick/50.memtest/alpha/linux/memtest-ruby -re tests/run.py build/ALPHA_SE/tests/fast/quick/50.memtest/alpha/linux/memtest-ruby
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
Exiting @ tick 31814464 because maximum number of loads reached
|
||||
Exiting @ tick 31871402 because maximum number of loads reached
|
||||
|
|
|
@ -1,34 +1,34 @@
|
|||
|
||||
---------- Begin Simulation Statistics ----------
|
||||
host_mem_usage 1538672 # Number of bytes of host memory used
|
||||
host_seconds 1279.29 # Real time elapsed on the host
|
||||
host_tick_rate 24869 # Simulator tick rate (ticks/s)
|
||||
host_mem_usage 1538648 # Number of bytes of host memory used
|
||||
host_seconds 1657.04 # Real time elapsed on the host
|
||||
host_tick_rate 19234 # Simulator tick rate (ticks/s)
|
||||
sim_freq 1000000000000 # Frequency of simulated ticks
|
||||
sim_seconds 0.000032 # Number of seconds simulated
|
||||
sim_ticks 31814464 # Number of ticks simulated
|
||||
sim_ticks 31871402 # Number of ticks simulated
|
||||
system.cpu0.num_copies 0 # number of copy accesses completed
|
||||
system.cpu0.num_reads 99342 # number of read accesses completed
|
||||
system.cpu0.num_writes 53699 # number of write accesses completed
|
||||
system.cpu0.num_reads 99819 # number of read accesses completed
|
||||
system.cpu0.num_writes 53816 # number of write accesses completed
|
||||
system.cpu1.num_copies 0 # number of copy accesses completed
|
||||
system.cpu1.num_reads 99812 # number of read accesses completed
|
||||
system.cpu1.num_writes 53757 # number of write accesses completed
|
||||
system.cpu1.num_reads 99606 # number of read accesses completed
|
||||
system.cpu1.num_writes 53868 # number of write accesses completed
|
||||
system.cpu2.num_copies 0 # number of copy accesses completed
|
||||
system.cpu2.num_reads 99597 # number of read accesses completed
|
||||
system.cpu2.num_writes 53671 # number of write accesses completed
|
||||
system.cpu2.num_reads 99741 # number of read accesses completed
|
||||
system.cpu2.num_writes 53973 # number of write accesses completed
|
||||
system.cpu3.num_copies 0 # number of copy accesses completed
|
||||
system.cpu3.num_reads 99365 # number of read accesses completed
|
||||
system.cpu3.num_writes 53444 # number of write accesses completed
|
||||
system.cpu3.num_reads 100000 # number of read accesses completed
|
||||
system.cpu3.num_writes 53819 # number of write accesses completed
|
||||
system.cpu4.num_copies 0 # number of copy accesses completed
|
||||
system.cpu4.num_reads 99713 # number of read accesses completed
|
||||
system.cpu4.num_writes 54044 # number of write accesses completed
|
||||
system.cpu4.num_reads 99858 # number of read accesses completed
|
||||
system.cpu4.num_writes 53805 # number of write accesses completed
|
||||
system.cpu5.num_copies 0 # number of copy accesses completed
|
||||
system.cpu5.num_reads 99943 # number of read accesses completed
|
||||
system.cpu5.num_writes 53789 # number of write accesses completed
|
||||
system.cpu5.num_reads 99895 # number of read accesses completed
|
||||
system.cpu5.num_writes 53573 # number of write accesses completed
|
||||
system.cpu6.num_copies 0 # number of copy accesses completed
|
||||
system.cpu6.num_reads 99307 # number of read accesses completed
|
||||
system.cpu6.num_writes 53603 # number of write accesses completed
|
||||
system.cpu6.num_reads 99989 # number of read accesses completed
|
||||
system.cpu6.num_writes 53856 # number of write accesses completed
|
||||
system.cpu7.num_copies 0 # number of copy accesses completed
|
||||
system.cpu7.num_reads 100000 # number of read accesses completed
|
||||
system.cpu7.num_writes 53881 # number of write accesses completed
|
||||
system.cpu7.num_reads 99668 # number of read accesses completed
|
||||
system.cpu7.num_writes 53858 # number of write accesses completed
|
||||
|
||||
---------- End Simulation Statistics ----------
|
||||
|
|
Loading…
Reference in a new issue