probe function no longer used anywhere.
This commit is contained in:
parent
7a28ab2d18
commit
546a6c0c1b
7 changed files with 0 additions and 52 deletions
1
src/mem/cache/cache.hh
vendored
1
src/mem/cache/cache.hh
vendored
|
@ -172,7 +172,6 @@ class Cache : public BaseCache
|
|||
* Populates a cache block and handles all outstanding requests for the
|
||||
* satisfied fill request. This version takes two memory requests. One
|
||||
* contains the fill data, the other is an optional target to satisfy.
|
||||
* Used for Cache::probe.
|
||||
* @param pkt The memory request with the fill data.
|
||||
* @param blk The cache block if it already exists.
|
||||
* @param writebacks List for any writebacks that need to be performed.
|
||||
|
|
8
src/mem/cache/tags/fa_lru.cc
vendored
8
src/mem/cache/tags/fa_lru.cc
vendored
|
@ -144,14 +144,6 @@ FALRU::hashLookup(Addr addr) const
|
|||
return NULL;
|
||||
}
|
||||
|
||||
bool
|
||||
FALRU::probe(Addr addr) const
|
||||
{
|
||||
Addr blkAddr = blkAlign(addr);
|
||||
FALRUBlk* blk = hashLookup(blkAddr);
|
||||
return blk && blk->tag == blkAddr && blk->isValid();
|
||||
}
|
||||
|
||||
void
|
||||
FALRU::invalidateBlk(FALRU::BlkType *blk)
|
||||
{
|
||||
|
|
8
src/mem/cache/tags/fa_lru.hh
vendored
8
src/mem/cache/tags/fa_lru.hh
vendored
|
@ -164,14 +164,6 @@ public:
|
|||
*/
|
||||
void regStats(const std::string &name);
|
||||
|
||||
/**
|
||||
* Return true if the address is found in the cache.
|
||||
* @param asid The address space ID.
|
||||
* @param addr The address to look for.
|
||||
* @return True if the address is in the cache.
|
||||
*/
|
||||
bool probe(Addr addr) const;
|
||||
|
||||
/**
|
||||
* Invalidate a cache block.
|
||||
* @param blk The block to invalidate.
|
||||
|
|
6
src/mem/cache/tags/iic.cc
vendored
6
src/mem/cache/tags/iic.cc
vendored
|
@ -219,12 +219,6 @@ IIC::regStats(const string &name)
|
|||
;
|
||||
}
|
||||
|
||||
// probe cache for presence of given block.
|
||||
bool
|
||||
IIC::probe(Addr addr) const
|
||||
{
|
||||
return (findBlock(addr) != NULL);
|
||||
}
|
||||
|
||||
IICTag*
|
||||
IIC::findBlock(Addr addr, int &lat)
|
||||
|
|
8
src/mem/cache/tags/iic.hh
vendored
8
src/mem/cache/tags/iic.hh
vendored
|
@ -384,14 +384,6 @@ class IIC : public BaseTags
|
|||
return (addr & ~(Addr)blkMask);
|
||||
}
|
||||
|
||||
/**
|
||||
* Check for the address in the tagstore.
|
||||
* @param asid The address space ID.
|
||||
* @param addr The address to find.
|
||||
* @return true if it is found.
|
||||
*/
|
||||
bool probe(Addr addr) const;
|
||||
|
||||
/**
|
||||
* Swap the position of two tags.
|
||||
* @param index1 The first tag location.
|
||||
|
|
13
src/mem/cache/tags/lru.cc
vendored
13
src/mem/cache/tags/lru.cc
vendored
|
@ -150,19 +150,6 @@ LRU::~LRU()
|
|||
delete [] sets;
|
||||
}
|
||||
|
||||
// probe cache for presence of given block.
|
||||
bool
|
||||
LRU::probe(Addr addr) const
|
||||
{
|
||||
// return(findBlock(Read, addr, asid) != 0);
|
||||
Addr tag = extractTag(addr);
|
||||
unsigned myset = extractSet(addr);
|
||||
|
||||
LRUBlk *blk = sets[myset].findBlk(tag);
|
||||
|
||||
return (blk != NULL); // true if in cache
|
||||
}
|
||||
|
||||
LRUBlk*
|
||||
LRU::findBlock(Addr addr, int &lat)
|
||||
{
|
||||
|
|
8
src/mem/cache/tags/lru.hh
vendored
8
src/mem/cache/tags/lru.hh
vendored
|
@ -153,14 +153,6 @@ public:
|
|||
return blkSize;
|
||||
}
|
||||
|
||||
/**
|
||||
* Search for the address in the cache.
|
||||
* @param asid The address space ID.
|
||||
* @param addr The address to find.
|
||||
* @return True if the address is in the cache.
|
||||
*/
|
||||
bool probe(Addr addr) const;
|
||||
|
||||
/**
|
||||
* Invalidate the given block.
|
||||
* @param blk The block to invalidate.
|
||||
|
|
Loading…
Reference in a new issue