ARM: Set ITSTATE correctly after FlushPipe
This commit is contained in:
parent
916c7f162d
commit
2eb19dac65
1 changed files with 1 additions and 0 deletions
|
@ -220,6 +220,7 @@ FlushPipe::invoke(ThreadContext *tc, StaticInstPtr inst) {
|
|||
// start refetching from the next instruction.
|
||||
PCState pc = tc->pcState();
|
||||
assert(inst);
|
||||
pc.forcedItState(inst->machInst.newItstate);
|
||||
inst->advancePC(pc);
|
||||
tc->pcState(pc);
|
||||
}
|
||||
|
|
Loading…
Reference in a new issue