sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity
gem5/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/simerr

3 lines
160 B
Plaintext
Raw Normal View History

ARM/O3: Add regressions for ARM w/ O3 CPU.
2011-01-18 23:30:06 +01:00
warn: Sockets disabled, not accepting gdb connections
stats: update references
2016-07-21 18:19:18 +02:00
warn: ClockedObject: More than one power state change request encountered within the same simulation tick
Reference in a new issue Copy permalink