sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
gem5/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/system.terminal

99 lines
5.8 KiB
Text
Raw Normal View History

ARM: Add some MP regressions and clean up the disk images and kernels a bit
2011-08-19 22:08:09 +02:00
[ 0.000000] Linux version 2.6.38.8-gem5 (saidi@zeep) (gcc version 4.5.2 (Sourcery G++ Lite 2011.03-41) ) #1 SMP Mon Aug 15 21:18:38 EDT 2011
[ 0.000000] CPU: ARMv7 Processor [350fc000] revision 0 (ARMv7), cr=10c53c7f
[ 0.000000] CPU: VIPT nonaliasing data cache, VIPT nonaliasing instruction cache
[ 0.000000] Machine: ARM-RealView PBX
[ 0.000000] Ignoring unrecognised tag 0x00000000
[ 0.000000] bootconsole [earlycon0] enabled
[ 0.000000] Memory policy: ECC disabled, Data cache writealloc
[ 0.000000] On node 0 totalpages: 32768
[ 0.000000] DMA zone: 256 pages used for memmap
[ 0.000000] DMA zone: 0 pages reserved
[ 0.000000] DMA zone: 32512 pages, LIFO batch:7
[ 0.000000] PERCPU: Embedded 7 pages/cpu @c0556000 s6272 r8192 d14208 u32768
[ 0.000000] pcpu-alloc: s6272 r8192 d14208 u32768 alloc=8*4096
[ 0.000000] pcpu-alloc: [0] 0 [0] 1
[ 0.000000] Built 1 zonelists in Zone order, mobility grouping on. Total pages: 32512
[ 0.000000] Kernel command line: earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
[ 0.000000] PID hash table entries: 512 (order: -1, 2048 bytes)
[ 0.000000] Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)
[ 0.000000] Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
[ 0.000000] Memory: 128MB = 128MB total
[ 0.000000] Memory: 125376k/125376k available, 5696k reserved, 0K highmem
[ 0.000000] Virtual kernel memory layout:
[ 0.000000] vector : 0xffff0000 - 0xffff1000 ( 4 kB)
[ 0.000000] fixmap : 0xfff00000 - 0xfffe0000 ( 896 kB)
[ 0.000000] DMA : 0xffc00000 - 0xffe00000 ( 2 MB)
[ 0.000000] vmalloc : 0xc8800000 - 0xf8000000 ( 760 MB)
[ 0.000000] lowmem : 0xc0000000 - 0xc8000000 ( 128 MB)
[ 0.000000] modules : 0xbf000000 - 0xc0000000 ( 16 MB)
[ 0.000000] .init : 0xc0008000 - 0xc0029000 ( 132 kB)
[ 0.000000] .text : 0xc0029000 - 0xc031c044 (3021 kB)
[ 0.000000] .data : 0xc031e000 - 0xc0336b40 ( 99 kB)
[ 0.000000] Hierarchical RCU implementation.
[ 0.000000] RCU-based detection of stalled CPUs is disabled.
[ 0.000000] NR_IRQS:128
[ 0.000000] sched_clock: 32 bits at 24MHz, resolution 41ns, wraps every 178956ms
[ 0.000000] Console: colour dummy device 80x30
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
[ 0.000061] Calibrating delay loop (skipped) preset value.. 3997.69 BogoMIPS (lpj=19988480)
[ 0.000069] pid_max: default: 32768 minimum: 301
[ 0.000130] Mount-cache hash table entries: 512
[ 0.000234] CPU: Testing write buffer coherency: ok
[ 0.000253] Calibrating local timer... 1000.00MHz.
[ 0.060104] CPU1: Booted secondary processor
[ 0.060115] CPU1: Unknown IPI message 0x1
[ 0.060127] Brought up 2 CPUs
[ 0.060133] SMP: Total of 2 processors activated (7995.39 BogoMIPS).
[ 0.060180] devtmpfs: initialized
[ 0.060720] NET: Registered protocol family 16
tests: update reference outputs Apparently only stats.txt was updated the last time, so this changeset updates other reference output files (config.ini, simout, simerr, ruby.stats) so that test output diffs should not be cluttered with irrelevant changes. There are a few stats.txt updates too, but they are in the minority.
2013-09-28 21:25:17 +02:00
[ 0.061057] Serial: AMBA PL011 UART driver
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
[ 0.061070] dev:uart0: ttyAMA0 at MMIO 0x10009000 (irq = 44) is a PL011 rev3
[ 0.061076] console [ttyAMA0] enabled, bootconsole disabled
[ 0.061076] console [ttyAMA0] enabled, bootconsole disabled
tests: update reference outputs Apparently only stats.txt was updated the last time, so this changeset updates other reference output files (config.ini, simout, simerr, ruby.stats) so that test output diffs should not be cluttered with irrelevant changes. There are a few stats.txt updates too, but they are in the minority.
2013-09-28 21:25:17 +02:00
[ 0.062351] bio: create slab <bio-0> at 0
[ 0.062557] SCSI subsystem initialized
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
[ 0.062619] libata version 3.00 loaded.
[ 0.062780] Switching to clocksource timer3
[ 0.065082] NET: Registered protocol family 2
[ 0.065112] IP route cache hash table entries: 1024 (order: 0, 4096 bytes)
tests: update reference outputs Apparently only stats.txt was updated the last time, so this changeset updates other reference output files (config.ini, simout, simerr, ruby.stats) so that test output diffs should not be cluttered with irrelevant changes. There are a few stats.txt updates too, but they are in the minority.
2013-09-28 21:25:17 +02:00
[ 0.065188] TCP established hash table entries: 4096 (order: 3, 32768 bytes)
[ 0.065217] TCP bind hash table entries: 4096 (order: 3, 32768 bytes)
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
[ 0.065244] TCP: Hash tables configured (established 4096 bind 4096)
[ 0.065248] TCP reno registered
[ 0.065252] UDP hash table entries: 128 (order: 0, 4096 bytes)
tests: update reference outputs Apparently only stats.txt was updated the last time, so this changeset updates other reference output files (config.ini, simout, simerr, ruby.stats) so that test output diffs should not be cluttered with irrelevant changes. There are a few stats.txt updates too, but they are in the minority.
2013-09-28 21:25:17 +02:00
[ 0.065262] UDP-Lite hash table entries: 128 (order: 0, 4096 bytes)
[ 0.065332] NET: Registered protocol family 1
[ 0.065648] msgmni has been set to 244
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
[ 0.065656] io scheduler noop registered (default)
tests: update reference outputs Apparently only stats.txt was updated the last time, so this changeset updates other reference output files (config.ini, simout, simerr, ruby.stats) so that test output diffs should not be cluttered with irrelevant changes. There are a few stats.txt updates too, but they are in the minority.
2013-09-28 21:25:17 +02:00
[ 0.066116] CLCD: RealView hardware, XVGA display
[ 0.093218] Console: switching to colour frame buffer device 128x48
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
[ 0.098678] brd: module loaded
tests: update reference outputs Apparently only stats.txt was updated the last time, so this changeset updates other reference output files (config.ini, simout, simerr, ruby.stats) so that test output diffs should not be cluttered with irrelevant changes. There are a few stats.txt updates too, but they are in the minority.
2013-09-28 21:25:17 +02:00
[ 0.099561] loop: module loaded
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
[ 0.099871] scsi0 : pata_platform
[ 0.099946] ata1: PATA max PIO0 no IRQ, using PIO polling mmio cmd 0x18000000 ctl 0x18000100
tests: update reference outputs Apparently only stats.txt was updated the last time, so this changeset updates other reference output files (config.ini, simout, simerr, ruby.stats) so that test output diffs should not be cluttered with irrelevant changes. There are a few stats.txt updates too, but they are in the minority.
2013-09-28 21:25:17 +02:00
[ 0.100164] slram: not enough parameters.
[ 0.100308] mousedev: PS/2 mouse device common for all mice
[ 0.100402] TCP cubic registered
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
[ 0.100404] NET: Registered protocol family 17
tests: update reference outputs Apparently only stats.txt was updated the last time, so this changeset updates other reference output files (config.ini, simout, simerr, ruby.stats) so that test output diffs should not be cluttered with irrelevant changes. There are a few stats.txt updates too, but they are in the minority.
2013-09-28 21:25:17 +02:00
[ 0.100409] VFP support v0.3: implementor 41 architecture 4 part 30 variant a rev 0
[ 0.260218] ata1.00: ATA-7: M5 IDE Disk, , max UDMA/66
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
[ 0.260222] ata1.00: 1048320 sectors, multi 0: LBA
tests: update reference outputs Apparently only stats.txt was updated the last time, so this changeset updates other reference output files (config.ini, simout, simerr, ruby.stats) so that test output diffs should not be cluttered with irrelevant changes. There are a few stats.txt updates too, but they are in the minority.
2013-09-28 21:25:17 +02:00
[ 0.260228] ata1.00: configured for PIO
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
[ 0.260282] scsi 0:0:0:0: Direct-Access ATA M5 IDE Disk n/a PQ: 0 ANSI: 5
[ 0.260422] sd 0:0:0:0: [sda] 1048320 512-byte logical blocks: (536 MB/511 MiB)
tests: update reference outputs Apparently only stats.txt was updated the last time, so this changeset updates other reference output files (config.ini, simout, simerr, ruby.stats) so that test output diffs should not be cluttered with irrelevant changes. There are a few stats.txt updates too, but they are in the minority.
2013-09-28 21:25:17 +02:00
[ 0.260465] sd 0:0:0:0: [sda] Write Protect is off
[ 0.260470] sd 0:0:0:0: [sda] Mode Sense: 00 3a 00 00
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
[ 0.260473] sd 0:0:0:0: Attached scsi generic sg0 type 0
[ 0.260494] sd 0:0:0:0: [sda] Write cache: disabled, read cache: enabled, doesn't support DPO or FUA
tests: update reference outputs Apparently only stats.txt was updated the last time, so this changeset updates other reference output files (config.ini, simout, simerr, ruby.stats) so that test output diffs should not be cluttered with irrelevant changes. There are a few stats.txt updates too, but they are in the minority.
2013-09-28 21:25:17 +02:00
[ 0.260805] sda: sda1
[ 0.260978] sd 0:0:0:0: [sda] Attached SCSI disk
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
[ 0.700110] input: AT Raw Set 2 keyboard as /devices/fpga:kmi0/serio0/input/input0
[ 0.840517] VFS: Mounted root (ext2 filesystem) on device 8:1.
[ 0.840715] devtmpfs: mounted
[ 0.840727] Freeing init memory: 132K
ARM: Add some MP regressions and clean up the disk images and kernels a bit
2011-08-19 22:08:09 +02:00
init started: BusyBox v1.15.3 (2010-05-07 01:27:07 BST)
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
starting pid 333, tty '': '/etc/rc.d/rc.local'
ARM: Add some MP regressions and clean up the disk images and kernels a bit
2011-08-19 22:08:09 +02:00
warning: can't open /etc/mtab: No such file or directory
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
Thu Jan 1 00:00:00 UTC 1970
ARM: Add some MP regressions and clean up the disk images and kernels a bit
2011-08-19 22:08:09 +02:00
S: devpts
ARM: update stats for clock frequency fix.
2012-05-11 01:04:29 +02:00
Thu Jan 1 00:00:00 UTC 1970
Reference in a new issue Copy permalink