2014-10-30 05:18:29 +01:00
|
|
|
warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
|
2012-03-09 15:59:28 +01:00
|
|
|
warn: Sockets disabled, not accepting vnc client connections
|
|
|
|
warn: Sockets disabled, not accepting terminal connections
|
|
|
|
warn: Sockets disabled, not accepting gdb connections
|
2014-10-30 05:18:29 +01:00
|
|
|
warn: Existing EnergyCtrl, but no enabled DVFSHandler found.
|
|
|
|
warn: Not doing anything for miscreg ACTLR
|
|
|
|
warn: Not doing anything for miscreg ACTLR
|
|
|
|
warn: Not doing anything for write of miscreg ACTLR
|
|
|
|
warn: Not doing anything for write of miscreg ACTLR
|
2012-03-09 15:59:28 +01:00
|
|
|
warn: The clidr register always reports 0 caches.
|
|
|
|
warn: clidr LoUIS field of 0b001 to match current ARM implementations.
|
|
|
|
warn: The csselr register isn't implemented.
|
2014-10-30 05:18:29 +01:00
|
|
|
warn: instruction 'mcr dccmvau' unimplemented
|
|
|
|
warn: instruction 'mcr icimvau' unimplemented
|
2012-09-25 18:49:41 +02:00
|
|
|
warn: instruction 'mcr bpiallis' unimplemented
|
|
|
|
warn: instruction 'mcr icialluis' unimplemented
|
|
|
|
warn: instruction 'mcr dccimvac' unimplemented
|
2014-10-30 05:18:29 +01:00
|
|
|
warn: Tried to read RealView I/O at offset 0x60 that doesn't exist
|
|
|
|
warn: 8445832500: Instruction results do not match! (Values may not actually be integers) Inst: 0xa, checker: 0
|
|
|
|
warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
|
|
|
|
warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
|
|
|
|
warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
|
|
|
|
warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
|
|
|
|
warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
|
|
|
|
warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
|
|
|
|
warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
|
|
|
|
warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
|
|
|
|
warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
|
|
|
|
warn: CP14 unimplemented crn[1], opc1[0], crm[1], opc2[4]
|
|
|
|
warn: CP14 unimplemented crn[1], opc1[0], crm[3], opc2[4]
|
|
|
|
warn: CP14 unimplemented crn[1], opc1[0], crm[0], opc2[4]
|
|
|
|
warn: CP14 unimplemented crn[0], opc1[0], crm[7], opc2[0]
|
|
|
|
warn: CP14 unimplemented crn[1], opc1[0], crm[5], opc2[4]
|
|
|
|
warn: CP14 unimplemented crn[5], opc1[4], crm[0], opc2[0]
|
2014-11-03 17:14:42 +01:00
|
|
|
warn: 81667038500: Instruction results do not match! (Values may not actually be integers) Inst: 0x80000001, checker: 0x80000000
|
2014-10-30 05:18:29 +01:00
|
|
|
warn: Returning zero for read from miscreg pmcr
|
|
|
|
warn: Returning zero for read from miscreg pmcr
|
|
|
|
warn: Ignoring write to miscreg pmcntenclr
|
|
|
|
warn: Ignoring write to miscreg pmcntenclr
|
|
|
|
warn: Ignoring write to miscreg pmintenclr
|
|
|
|
warn: Ignoring write to miscreg pmintenclr
|
|
|
|
warn: Ignoring write to miscreg pmovsr
|
|
|
|
warn: Ignoring write to miscreg pmovsr
|
|
|
|
warn: Ignoring write to miscreg pmcr
|
|
|
|
warn: Ignoring write to miscreg pmcr
|
|
|
|
warn: CP14 unimplemented crn[12], opc1[5], crm[8], opc2[0]
|
|
|
|
warn: 404836653500: Instruction results do not match! (Values may not actually be integers) Inst: 0x80000001, checker: 0x80000000
|
|
|
|
warn: instruction 'mcr bpiall' unimplemented
|
|
|
|
warn: instruction 'mcr dcisw' unimplemented
|