2007-04-22 20:39:39 +02:00
|
|
|
# Copyright (c) 2006-2007 The Regents of The University of Michigan
|
2006-08-16 20:42:44 +02:00
|
|
|
# All rights reserved.
|
|
|
|
|
#
|
|
|
|
|
# Redistribution and use in source and binary forms, with or without
|
|
|
|
|
# modification, are permitted provided that the following conditions are
|
|
|
|
|
# met: redistributions of source code must retain the above copyright
|
|
|
|
|
# notice, this list of conditions and the following disclaimer;
|
|
|
|
|
# redistributions in binary form must reproduce the above copyright
|
|
|
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
|
|
|
# documentation and/or other materials provided with the distribution;
|
|
|
|
|
# neither the name of the copyright holders nor the names of its
|
|
|
|
|
# contributors may be used to endorse or promote products derived from
|
|
|
|
|
# this software without specific prior written permission.
|
|
|
|
|
#
|
|
|
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
#
|
|
|
|
|
# Authors: Steve Reinhardt
|
|
|
|
|
|
|
|
|
|
import m5
|
|
|
|
|
from m5.objects import *
|
|
|
|
|
|
|
|
|
|
class MyCache(BaseCache):
|
|
|
|
|
assoc = 2
|
|
|
|
|
block_size = 64
|
2007-05-11 00:24:48 +02:00
|
|
|
latency = '1ns'
|
2006-08-16 20:42:44 +02:00
|
|
|
mshrs = 10
|
|
|
|
|
tgts_per_mshr = 5
|
|
|
|
|
|
2011-03-18 01:20:19 +01:00
|
|
|
class MyL1Cache(MyCache):
|
|
|
|
|
is_top_level = True
|
|
|
|
|
|
2006-10-08 19:53:24 +02:00
|
|
|
cpu = TimingSimpleCPU(cpu_id=0)
|
2011-03-18 01:20:19 +01:00
|
|
|
cpu.addTwoLevelCacheHierarchy(MyL1Cache(size = '128kB'),
|
|
|
|
|
MyL1Cache(size = '256kB'),
|
2007-05-11 00:24:48 +02:00
|
|
|
MyCache(size = '2MB', latency='10ns'))
|
2006-08-16 20:42:44 +02:00
|
|
|
system = System(cpu = cpu,
|
|
|
|
|
physmem = PhysicalMemory(),
|
|
|
|
|
membus = Bus())
|
2012-01-17 19:55:08 +01:00
|
|
|
system.system_port = system.membus.port
|
2006-08-16 20:42:44 +02:00
|
|
|
system.physmem.port = system.membus.port
|
2011-02-04 05:23:00 +01:00
|
|
|
cpu.connectAllPorts(system.membus)
|
2007-04-22 20:39:39 +02:00
|
|
|
cpu.clock = '2GHz'
|
2006-08-16 20:42:44 +02:00
|
|
|
|
|
|
|
|
root = Root(system = system)
|
