2007-03-06 20:13:43 +01:00
|
|
|
# Copyright (c) 2006-2007 The Regents of The University of Michigan
|
2006-08-16 20:42:44 +02:00
|
|
|
# All rights reserved.
|
|
|
|
|
#
|
|
|
|
|
# Redistribution and use in source and binary forms, with or without
|
|
|
|
|
# modification, are permitted provided that the following conditions are
|
|
|
|
|
# met: redistributions of source code must retain the above copyright
|
|
|
|
|
# notice, this list of conditions and the following disclaimer;
|
|
|
|
|
# redistributions in binary form must reproduce the above copyright
|
|
|
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
|
|
|
# documentation and/or other materials provided with the distribution;
|
|
|
|
|
# neither the name of the copyright holders nor the names of its
|
|
|
|
|
# contributors may be used to endorse or promote products derived from
|
|
|
|
|
# this software without specific prior written permission.
|
|
|
|
|
#
|
|
|
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
#
|
|
|
|
|
# Authors: Steve Reinhardt
|
|
|
|
|
|
|
|
|
|
import m5
|
|
|
|
|
from m5.objects import *
|
2009-09-23 00:24:16 +02:00
|
|
|
m5.util.addToPath('../configs/common')
|
2006-08-16 20:42:44 +02:00
|
|
|
import FSConfig
|
2012-10-25 10:32:44 +02:00
|
|
|
from Caches import *
|
2007-08-10 22:14:02 +02:00
|
|
|
|
2007-05-11 00:24:48 +02:00
|
|
|
#cpu
|
2006-10-08 19:53:24 +02:00
|
|
|
cpu = AtomicSimpleCPU(cpu_id=0)
|
2007-05-11 00:24:48 +02:00
|
|
|
#the system
|
2006-08-16 20:42:44 +02:00
|
|
|
system = FSConfig.makeLinuxAlphaSystem('atomic')
|
2007-05-11 00:24:48 +02:00
|
|
|
|
2006-08-16 20:42:44 +02:00
|
|
|
system.cpu = cpu
|
2007-05-11 00:24:48 +02:00
|
|
|
|
2012-10-15 14:07:09 +02:00
|
|
|
#create the iocache
|
2012-10-25 10:32:44 +02:00
|
|
|
system.iocache = IOCache(clock = '1GHz', addr_ranges = [AddrRange('8GB')])
|
2012-10-15 14:07:09 +02:00
|
|
|
system.iocache.cpu_side = system.iobus.master
|
|
|
|
|
system.iocache.mem_side = system.membus.slave
|
2007-05-11 00:24:48 +02:00
|
|
|
|
2012-10-15 14:07:09 +02:00
|
|
|
#connect up the cpu and caches
|
|
|
|
|
cpu.addTwoLevelCacheHierarchy(L1(size = '32kB', assoc = 1),
|
|
|
|
|
L1(size = '32kB', assoc = 4),
|
|
|
|
|
L2(size = '4MB', assoc = 8))
|
2012-03-02 15:21:48 +01:00
|
|
|
# create the interrupt controller
|
|
|
|
|
cpu.createInterruptController()
|
2012-10-15 14:07:09 +02:00
|
|
|
# connect cpu and caches to the rest of the system
|
|
|
|
|
cpu.connectAllPorts(system.membus)
|
|
|
|
|
# set the cpu clock along with the caches and l1-l2 bus
|
2007-05-11 00:24:48 +02:00
|
|
|
cpu.clock = '2GHz'
|
2006-08-16 20:42:44 +02:00
|
|
|
|
2012-01-28 16:24:34 +01:00
|
|
|
root = Root(full_system=True, system=system)
|
2007-05-11 00:24:48 +02:00
|
|
|
m5.ticks.setGlobalFrequency('1THz')
|
|
|
|
|
|
