2009-05-11 19:38:43 +02:00
|
|
|
/*
|
|
|
|
* Copyright (c) 1999-2008 Mark D. Hill and David A. Wood
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions are
|
|
|
|
* met: redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer;
|
|
|
|
* redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution;
|
|
|
|
* neither the name of the copyright holders nor the names of its
|
|
|
|
* contributors may be used to endorse or promote products derived from
|
|
|
|
* this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
2010-04-01 01:56:45 +02:00
|
|
|
* The actual modelled switch. It use the perfect switch and a
|
|
|
|
* Throttle object to control and bandwidth and timing *only for the
|
|
|
|
* output port*. So here we have un-realistic modelling, since the
|
|
|
|
* order of PerfectSwitch and Throttle objects get woke up affect the
|
|
|
|
* message timing. A more accurate model would be having two set of
|
|
|
|
* system states, one for this cycle, one for next cycle. And on the
|
|
|
|
* cycle boundary swap the two set of states.
|
2009-05-11 19:38:43 +02:00
|
|
|
*/
|
|
|
|
|
2010-04-01 01:56:45 +02:00
|
|
|
#ifndef __MEM_RUBY_NETWORK_SIMPLE_SWITCH_HH__
|
|
|
|
#define __MEM_RUBY_NETWORK_SIMPLE_SWITCH_HH__
|
2009-05-11 19:38:43 +02:00
|
|
|
|
2010-03-11 03:33:11 +01:00
|
|
|
#include <iostream>
|
2010-06-11 08:17:07 +02:00
|
|
|
#include <vector>
|
2010-03-11 03:33:11 +01:00
|
|
|
|
2010-04-01 01:56:45 +02:00
|
|
|
#include "mem/ruby/common/Global.hh"
|
2009-05-11 19:38:43 +02:00
|
|
|
|
|
|
|
class MessageBuffer;
|
|
|
|
class PerfectSwitch;
|
|
|
|
class NetDest;
|
|
|
|
class SimpleNetwork;
|
|
|
|
class Throttle;
|
2009-07-07 00:49:47 +02:00
|
|
|
class Network;
|
2009-05-11 19:38:43 +02:00
|
|
|
|
2010-04-01 01:56:45 +02:00
|
|
|
class Switch
|
|
|
|
{
|
|
|
|
public:
|
|
|
|
Switch(SwitchID sid, SimpleNetwork* network_ptr);
|
|
|
|
~Switch();
|
|
|
|
|
2010-06-11 08:17:07 +02:00
|
|
|
void addInPort(const std::vector<MessageBuffer*>& in);
|
|
|
|
void addOutPort(const std::vector<MessageBuffer*>& out,
|
2010-04-01 01:56:45 +02:00
|
|
|
const NetDest& routing_table_entry, int link_latency,
|
|
|
|
int bw_multiplier);
|
|
|
|
const Throttle* getThrottle(LinkID link_number) const;
|
2010-06-11 08:17:07 +02:00
|
|
|
const std::vector<Throttle*>* getThrottles() const;
|
2010-04-01 01:56:45 +02:00
|
|
|
void clearRoutingTables();
|
|
|
|
void clearBuffers();
|
|
|
|
void reconfigureOutPort(const NetDest& routing_table_entry);
|
|
|
|
|
|
|
|
void printStats(std::ostream& out) const;
|
|
|
|
void clearStats();
|
|
|
|
void printConfig(std::ostream& out) const;
|
|
|
|
|
|
|
|
void print(std::ostream& out) const;
|
|
|
|
|
|
|
|
private:
|
|
|
|
// Private copy constructor and assignment operator
|
|
|
|
Switch(const Switch& obj);
|
|
|
|
Switch& operator=(const Switch& obj);
|
|
|
|
|
|
|
|
PerfectSwitch* m_perfect_switch_ptr;
|
|
|
|
Network* m_network_ptr;
|
2010-06-11 08:17:07 +02:00
|
|
|
std::vector<Throttle*> m_throttles;
|
|
|
|
std::vector<MessageBuffer*> m_buffers_to_free;
|
2010-04-01 01:56:45 +02:00
|
|
|
SwitchID m_switch_id;
|
2009-05-11 19:38:43 +02:00
|
|
|
};
|
|
|
|
|
2010-04-01 01:56:45 +02:00
|
|
|
inline std::ostream&
|
|
|
|
operator<<(std::ostream& out, const Switch& obj)
|
2009-05-11 19:38:43 +02:00
|
|
|
{
|
2010-04-01 01:56:45 +02:00
|
|
|
obj.print(out);
|
|
|
|
out << std::flush;
|
|
|
|
return out;
|
2009-05-11 19:38:43 +02:00
|
|
|
}
|
|
|
|
|
2010-04-01 01:56:45 +02:00
|
|
|
#endif // __MEM_RUBY_NETWORK_SIMPLE_SWITCH_HH__
|